Ss Control Register H (Sscrh) - Renesas H8SX/1520 Series Hardware Manual

Section 14 Synchronous Serial Communication Unit (SSU)
14.3.1

SS Control Register H (SSCRH)

SSCRH specifies master/slave device selection, bidirectional mode enable, SSO pin output value
selection, SSCK pin selection, and SCS pin selection.
Bit
Bit Name
Initial Value
R/W
Bit Bit Name
7 MSS
6 BIDE

5
Rev. 3.00 Mar. 14, 2006 Page 514 of 804
REJ09B0104-0300
Downloaded from Elcodis.com electronic components distributor
7 6 5
MSS BIDE —
0 0 0
R/W R/W R/W
Initial
Value R/W
0 R/W
0 R/W
0 R/W
4 3
SOL SOLP
0 1
R/W R/W
Description
Master/Slave Device Select
Selects that this module is used in master mode or
slave mode. When master mode is selected, transfer
clocks are output from the SSCK pin. When the CE bit
in SSSR is set, this bit is automatically cleared.
0: Slave mode is selected.
1: Master mode is selected.
Bidirectional Mode Enable
Selects that both serial data input pin and output pin are
used or one of them is used. However, transmission
and reception are not performed simultaneously when
bidirectional mode is selected. For details, section
14.4.3, Relationship between Data Input/Output Pins
and Shift Register.
0: Standard mode (two pins are used for data input and
output)
1: Bidirectional mode (one pin is used for data input and
output)
Reserved
This bit is always read as 0. The write value should
always be 0.
2 1
SCKS CSS1 CSS0
0 0
R/W R/W R/W
0
0