ST STM32L4+ Series Reference Manual page 1309

RM0432 General-purpose timers (TIM2/TIM3/TIM4/TIM5)
Figure 350. Counter timing diagram, internal clock divided by N
CK_PSC
Timerclock = CK_CNT
1F
Counter register 00
20
Counter overflow
Update event (UEV)
Update interrupt flag
(UIF)
MS31081V2
Figure 351. Counter timing diagram, Update event when ARPE=0 (TIMx_ARR not
preloaded)
CK_PSC
CEN
Timerclock = CK_CNT
31 32 33 34 35 36 00 01 02 03 04 05 06 07
Counter register
Counter overflow
Update event (UEV)
Update interrupt flag
(UIF)
Auto-reload preload
FF 36
register
Write a new value in TIMx_ARR
MS31082V2
RM0432 Rev 6 1309/2301
1374