Register Configuration; Register Descriptions; Mode Control Register (Mdcr); System Control Register (Syscr) - Renesas H8S Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

3.1.3

Register Configuration

The H8S/2357 Group has a mode control register (MDCR) that indicates the inputs at the mode pins (MD
system control register (SYSCR) and a system control register 2 (SYSCR2)*
Group. Table 3-3 summarizes these registers.
Table 3-3
MCU Registers
Name
Mode control register
System control register
System control register 2*
Notes: 1. Lower 16 bits of the address.
2. The SYSCR2 register can only be used in the F-ZTAT version. In the masked ROM and ZTAT versions, this
register cannot be written to and will return an undefined value if read.
3.2

Register Descriptions

3.2.1

Mode Control Register (MDCR)

Bit
:
7
Initial value :
1
R/W
:
Note: * Determined by pins MD
MDCR is an 8-bit read-only register that indicates the current operating mode of the H8S/2357 Group.
Bit 7—Reserved: This bit cannot be modified and is always read as 1.
Bits 6 to 3—Reserved: These bits cannot be modified and are always read as 0.
Bits 2 to 0—Mode Select 2 to 0 (MDS2 to MDS0): These bits indicate the input levels at pins MD
operating mode). Bits MDS2 to MDS0 correspond to MD
written to. The mode pin (MD
canceled by a power-on reset, but are retained after a manual reset.*
Note: * Manual reset is only supported in the H8S/2357 ZTAT.
3.2.2

System Control Register (SYSCR)

Bit
:
7
Initial value :
0
R/W
:
R/W
Note: * R/W in the H8S/2390, H8S/2392, H8S/2394, and H8S/2398.
Abbreviation
MDCR
SYSCR
2
SYSCR2
6
5
4
0
0
0
to MD
.
2
0
to MD
) input levels are latched into these bits when MDCR is read. These latches are
2
0
6
5
4
INTM1
INTM0
0
0
0
R/W
R/W
2
that control the operation of the H8S/2357
R/W
Initial Value
R
Undetermined
R/W
H'01
R/W
H'00
3
2
MDS2
MDS1
0
—*
R
to MD
. MDS2 to MDS0 are read-only bits, they cannot be
2
0
3
2
NMIEG
0
0
R/W
—*
1
Address*
H'FF3B
H'FF39
H'FF42
1
0
MDS0
—*
—*
R
R
to MD
2
1
0
RAME
0
1
R/W
R/W
Rev.6.00 Oct.28.2004 page 57 of 1016
REJ09B0138-0600H
to MD
), and a
2
0
(the current
0

Advertisement

Table of Contents
loading

Table of Contents