Renesas RL78 Series User Manual page 867

16-bit single-chip microcontrollers
Hide thumbs Also See for RL78 Series:
Table of Contents

Advertisement

RL78/G1D
(8) Communication at different potential (2.5 V) (CSI mode) (master mode: SCKp... internal clock output,
supporting CSI00 only)
(T
= –40 to +85°C, 2.7 V ≤ V
A
Parameter
Symbol
SCKp cycle time
t
KCY1
SCKp high-level
t
KH1
width
SCKp low-level
t
KL1
width
SIp setup time
t
SIK1
Note 1
(to SCKp↑)
SIp hold time
t
KSI1
Note 1
(from SCKp↑)
Delay time from
t
KSO1
SCKp↓ to SOp
Note 1
output
SIp setup time
t
SIK1
Note 2
(to SCKp↓)
SIp hold time
t
KSI1
Note 2
(from SCKp↓)
Delay time from
t
KSO1
SCKp↑ to SOp
Note 2
output
Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V
SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g
(POMg). For V
Remarks 1. R
[Ω]:Communication line (SCKp, SOp) pull-up resistance, C
b
capacitance, V
2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
g: PIM and POM number (g = 1)
3. f
: Serial array unit operation clock frequency
MCK
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
n: Channel number (mn = 00))
R01UH0515EJ0120 Rev.1.20
Dec 16, 2016
= V
= AV
DD
DD_RF
DD_RF
Conditions
t
≥ 2/f
KCY1
CLK
2.7 V ≤ V
≤ 3.6 V
DD
2.3 V ≤ V
≤ 2.7 V
b
C
= 20 pF, R
= 2.7 kΩ
b
b
2.7 V ≤ V
≤ 3.6 V
DD
2.3 V ≤ V
≤ 2.7 V
b
C
= 20 pF, R
= 2.7 kΩ
b
b
2.7 V ≤ V
≤ 3.6 V
DD
2.3 V ≤ V
≤ 2.7 V
b
C
= 20 pF, R
= 2.7 kΩ
b
b
2.7 V ≤ V
≤ 3.6 V
DD
2.3 V ≤ V
≤ 2.7 V
b
C
= 20 pF, R
= 2.7 kΩ
b
b
2.7 V ≤ V
≤ 3.6 V
DD
2.3 V ≤ V
≤ 2.7 V
b
C
= 20 pF, R
= 2.7 kΩ
b
b
2.7 V ≤ V
≤ 3.6 V
DD
2.3V ≤ V
≤ 2.7 V
b
C
= 20 pF, R
= 2.7 kΩ
b
b
2.7 V ≤ V
≤ 3.6 V
DD
2.3 V ≤ V
≤ 2.7 V
b
C
= 20 pF, R
= 2.7 kΩ
b
b
2.7 V ≤ V
≤ 3.6 V
DD
2.3 V ≤ V
≤ 2.7 V
b
C
= 20 pF, R
= 2.7 kΩ
b
b
2.7 V ≤ V
≤ 3.6 V
DD
2.3 V ≤ V
≤ 2.7 V
b
C
= 20 pF, R
= 2.7 kΩ
b
b
and V
, see the DC characteristics with TTL input buffer selected.
IH
IL
[V]: Communication line voltage
b
CHAPTER 30 ELECTRICAL SPECIFICATIONS
≤ 3.6 V, V
= V
= AV
SS
SS_RF
HS (high-speed
main) Mode
MIN.
MAX.
300
t
/2 –
KCY1
120
t
/2 –
KCY1
10
121
10
130
33
10
10
[F]: Communication line (SCKp, SOp) load
b
= 0 V)
SS_RF
LS (low-speed
LV (low-voltage
main) Mode
main) Mode
MIN.
MAX.
MIN.
1150
1150
t
/2 –
t
/2 –
KCY1
KCY1
120
120
t
/2 –
t
/2 –
KCY1
KCY1
50
50
479
479
10
10
130
110
110
10
10
10
tolerance) mode for the
DD
Unit
MAX.
ns
ns
ns
ns
ns
130
ns
ns
ns
10
ns
846

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rl78/g1dR5f11aggR5f11aghR5f11agj

Table of Contents