Renesas RL78 Series User Manual page 342

RL78/G1D
Cautions 1. If using the hardware trigger wait mode, setting the ADCS bit to 1 is prohibited (but the bit is
automatically switched to 1 when the hardware trigger signal is detected). However, it is possible
to clear the ADCS bit to 0 to specify the A/D conversion standby status.
2. While in the one-shot conversion mode of the hardware trigger no-wait mode, the ADCS flag is
not automatically cleared to 0 when A/D conversion ends. Instead, 1 is retained.
3. Only rewrite the value of the ADCE bit when ADCS = 0 (while in the conversion stopped/
conversion standby status).
4. To complete A/D conversion, specify at least the following time as the hardware trigger interval:
Hardware trigger no wait mode:
Hardware trigger wait mode:
Remark f : CPU/peripheral hardware clock frequency
CLK
R01UH0515EJ0120 Rev.1.20
Dec 16, 2016
2 f clock + conversion start time + A/D conversion time
CLK
2 f clock + conversion start time +
CLK
A/D power supply stabilization wait time + A/D conversion time
CHAPTER 12 A/D CONVERTER
321