Renesas RL78 Series User Manual page 675

RL78/G1D
Figure 17-8. Example of Setting of Consecutively Capturing A/D Conversion Results
Note The DST1 flag is automatically cleared to 0 when a DMA transfer is completed.
Writing the DEN1 flag is enabled only when DST1 = 0. To terminate a DMA transfer without waiting for
occurrence of the interrupt of DMA1 (INTDMA1), set the DST1 bit to 0 and then the DEN1 bit to 0 (for
details, refer to 17.5.5 Forced termination by software).
R01UH0515EJ0120 Rev.1.20
Dec 16, 2016
Start
DEN1 = 1
DSA1 = 1EH
DRA1 = FCE0H
DBC1 = 0100H
DMC1 = 21H
DST1 = 1
Starting A/D conversion
INTAD occurs.
User program
processing
INTDMA1 occurs.
DST1 = 0
DEN1 = 0
DMA1 transfer
Note
RETI
End
CHAPTER 17 DMA CONTROLLER
Hardware operation
654