Renesas RL78 Series User Manual page 721

16-bit single-chip microcontrollers
Hide thumbs Also See for RL78 Series:
Table of Contents

Advertisement

RL78/G1D
STOP Mode Setting
Item
System clock
Main system clock
f
IH
f
X
f
EX
Subsystem clock
f
XT
f
EXS
f
IL
CPU
Code flash memory
Data flash memory
RAM
Port (latch)
Timer array unit
Real-time clock (RTC)
12-bit interval timer
Watchdog timer
Clock output/buzzer output
A/D converter
Serial array unit (SAU)
Serial interface (IICA)
Multiplier and divider/multiply-
accumulator
DMA controller
Power-on-reset function
Voltage detection function
External interrupt
CRC
High-speed CRC
operation
General-purpose
function
CRC
RAM parity error detection function
RAM guard function
SFR guard function
Illegal-memory access
detection function
Remark
Operation stopped:
Operation disabled: Operation is stopped before switching to the SNOOZE mode.
f
: High-speed on-chip oscillator clock
IH
f
: X1 clock
X
f
: XT1 clock
XT
R01UH0515EJ0120 Rev.1.20
Dec 16, 2016
Table 19-3. Operating Statuses in SNOOZE Mode
When Inputting CSI00/UART0 Data Reception Signal or A/D Converter Timer Trigger Signal
When CPU Is Operating on High-speed on-chip oscillator clock (f
Clock supply to the CPU is stopped
Operation started
Stopped
Use of the status while in the STOP mode continues
Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of
subsystem clock supply mode control register (OSMC)
● WUTMMCK0 = 1: Oscillates
● WUTMMCK0 = 0 and WDTON = 0: Stops
● WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates
● WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops
Operation stopped
Operation stopped (Operable when DMA is executed)
Use of the status while in the STOP mode continues
Operation disabled
Operable
See CHAPTER 10 WATCHDOG TIMER
Operates when the subsystem clock is selected as the clock source for counting and the
RTCLPC bit is 0 (operation is disabled when a clock other than the subsystem clock is selected
and the RTCLPC bit is not 0).
Operable
Operable only CSI00 and UART0 only. Operation disabled other than CSI00 and UART0.
Operation disabled
Operable
Operation disabled
Operation is automatically stopped before switching to the SNOOZE mode.
f
f
f
CHAPTER 19 STANDBY FUNCTION
While in STOP Mode
:
Low-speed on-chip oscillator clock
IL
:
External main system clock
EX
:
External subsystem clock
EXS
)
IH
700

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rl78/g1dR5f11aggR5f11aghR5f11agj

Table of Contents