Renesas RL78 Series User Manual page 366

16-bit single-chip microcontrollers
Hide thumbs Also See for RL78 Series:
Table of Contents

Advertisement

RL78/G1D
12.6.6 Hardware trigger no-wait mode (select mode, one-shot conversion mode)
<1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the
A/D conversion standby status.
<2> After the software counts up to the stabilization wait time (1 µs), the ADCS bit of the ADM0 register is set to 1 to
place the system in the hardware trigger standby status (and conversion does not start at this stage). Note that,
while in this status, A/D conversion does not start even if ADCS is set to 1.
<3> If a hardware trigger is input while ADCS = 1, A/D conversion is performed on the analog input specified by the
analog input channel specification register (ADS).
<4> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH),
and the A/D conversion end interrupt request signal (INTAD) is generated.
<5> After A/D conversion ends, the ADCS bit remains set to 1, and the system enters the A/D conversion standby
status.
<6> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and
conversion restarts. The partially converted data is discarded.
<7> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D
conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register.
The partially converted data is discarded.
<8> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and
conversion restarts. The partially converted data is discarded.
<9> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the
system enters the A/D conversion standby status. However, the A/D converter does not stop in this status.
<10> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status.
When ADCS = 0, inputting a hardware trigger is ignored and A/D conversion does not start.
Figure 12-22. Example of Hardware Trigger No-Wait Mode (Select mode, One-Shot Conversion Mode) Operation
<1>
ADCE is set to 1.
<2>
ADCE
ADCS is set to 1.
<3>
Hardware
trigger
Trigger
The trigger is not
standby
acknowledged.
status
ADCS
Data 0
ADS
(ANI0)
A/D
Stop
Conversion
conversion
status
standby
status
ADCR,
ADCRH
INTAD
R01UH0515EJ0120 Rev.1.20
Dec 16, 2016
<6>
A hardware trigger is
<3>
A hardware trigger
generated during A/D
is generated.
conversion operation.
ADCS retains
<5>
the value 1.
Conversion is
A/D conversion
<4>
interrupted
ends.
and restarts.
Data 0
Data 0
Conversion
(ANI0)
(ANI0)
standby
Data 0
(ANI0)
Timing
<3>
ADCS is overwritten with 1 during
<5>
ADS is rewritten during
<7>
A/D conversion operation
(from ANI0 to ANI1).
Conversion is
interrupted
<4>
and restarts.
Data 0
Data 0
Data 1
Conversion
(ANI0)
(ANI0)
(ANI1)
standby
Data 0
(ANI0)
CHAPTER 12 A/D CONVERTER
ADCE is cleared to 0. <10>
<3>
<8>
<5>
A/D conversion
<5>
operation.
Data 1
(ANI1)
Conversion is
interrupted
<4>
<4>
and restarts.
Data 1
Data 1
Conversion
Conversi o n
(
(ANI1)
standby
ANI1)
standby
Data 1
(ANI1)
<3>
The trigger is not
acknowledged.
<9> ADCS is cleared
to 0 during A/D
conversion
operation.
Conversion is
interrupted.
Data 1
Stop
Conversion
(
ANI1)
standby
status
Data 1
(ANI1)
345

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rl78/g1dR5f11aggR5f11aghR5f11agj

Table of Contents