Renesas RL78 Series User Manual page 491

RL78/G1D
Figure 13-75. Example of Contents of Registers for UART Transmission of UART
(e) Serial output register m (SOm) ... Sets only the bits of the target channel.
15 14
SOm
0 0
(f) Serial output enable register m (SOEm) ... Sets only the bits of the target channel to 1.
15 14
SOEm
0 0
(g) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1.
15 14
SSm
0 0
Note Before transmission is started, be sure to set to 1 when the SOL0n bit of the target channel is set to 0, and
set to 0 when the SOL0n bit of the target channel is set to 1.
communication data during communication operation.
Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 2), mn = 00, 02
2. : Setting disabled (set to the initial value)
×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
0/1: Set to 0 or 1 depending on the usage of the user
R01UH0515EJ0120 Rev.1.20
Dec 16, 2016
(UART0, UART1) (2/2)
13 12 11 10 9
CKOm2 CKOm1
0 0 0
× ×
13 12 11 10 9
0 0 0 0 0
13 12 11 10 9
0 0 0 0 0
CHAPTER 13 SERIAL ARRAY UNIT
8 7 6 5
CKOm0
0 0 0
×
0: Serial data output value is "0"
1: Serial data output value is "1"
8 7 6 5
0 0 0 0
8 7 6 5
0 0 0 0
4 3 2 1 0
SOm2 SOm1 SOm0
Not Not
0 0 0/1 0/1
×
e e
4 3 2 1 0
SOEm2 SOEm1 SOEm0
0 0 0/1 0/1
×
4 3 2 1 0
SSm3 SSm2 SSm1 SSm0
0 0/1 0/1
× ×
The value varies depending on the
470