Renesas RL78 Series User Manual page 474

16-bit single-chip microcontrollers
Hide thumbs Also See for RL78 Series:
Table of Contents

Advertisement

RL78/G1D
Figure 13-65. Procedure for Resuming Slave Transmission/Reception
(Essential)
(Essential)
(Selective)
(Selective)
(Selective)
(Selective)
(Selective)
(Selective)
(Selective)
(Essential)
(Essential)
(Essential)
Cautions 1.
Be sure to set transmit data to the SlOp register before the clock from the master is started.
2.
If PER0 is rewritten while stopping the master transmission and the clock supply is stopped,
wait until the transmission target (master) stops or transmission finishes, and then perform
initialization instead of restarting the transmission.
R01UH0515EJ0120 Rev.1.20
Dec 16, 2016
Starting setting for resumption
No
Completing master
preparations?
Yes
Port manipulation
Changing setting of the SPSm register
Changing setting of the SMRmn register
Changing setting of the SCRmn register
Clearing error flag
Changing setting of the SOEm register
Changing setting of the SOm register
Changing setting of the SOEm register
Port manipulation
Writing to the SSm register
Starting communication
Completing resumption setting
CHAPTER 13 SERIAL ARRAY UNIT
Wait until stop the communication target
(master)
Disable data output of the target channel
by setting a port register and a port
mode register.
Re-set the register to change the
operation clock setting.
Re-set the register to change serial mode
register mn (SMRmn) setting.
Re-set the register to change serial
communication operation setting register
mn (SCRmn) setting.
If the OVF flag remain set, clear this using
serial flag clear trigger register mn
(SIRmn).
Set the SOEmn bit to 0 to stop output
from the target channel.
Set the initial output level of the serial
data (SOmn).
Set the SOEmn bit to 1 and enable
output from the target channel.
Enable data output of the target channel
by setting a port register and a port mode
register.
Set the SSmn bit of the target channel to 1
(SEmn = 1: to enable operation).
Sets transmit data to the SIOp register
(bits 7 to 0 of the SDRmn register) and
wait for a clock from the master.
453

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rl78/g1dR5f11aggR5f11aghR5f11agj

Table of Contents