Timer Synchronous Register (Tsyr) - Renesas RZ/A Series User Manual

Hide thumbs Also See for RZ/A Series:
Table of Contents

Advertisement

RZ/A1L Group, RZ/A1LU Group, RZ/A1LC Group
10.3.14

Timer Synchronous Register (TSYR)

TSYR is an 8-bit readable/writable register that selects independent operation or synchronous operation for the channel 0
to 4 TCNT counters. A channel performs synchronous operation when the corresponding bit in TSYR is set to 1.
Bit
Bit Name
7
SYNC4
6
SYNC3
5 to 3
2
SYNC2
1
SYNC1
0
SYNC0
R01UH0437EJ0600 Rev.6.00
Jan 29, 2021
Bit:
7
6
SYNC4 SYNC3
Initial value:
0
0
R/W:
R/W
R/W
Initial
Value
R/W
Description
0
R/W
Timer Synchronous operation 4 and 3
These bits are used to select whether operation is independent of or
0
R/W
synchronized with other channels.
When synchronous operation is selected, the TCNT synchronous presetting of
multiple channels, and synchronous clearing by counter clearing on another
channel, are possible.
To set synchronous operation, the SYNC bits for at least two channels must be
set to 1. To set synchronous clearing, in addition to the SYNC bit , the TCNT
clearing source must also be set by means of bits CCLR0 to CCLR2 in TCR.
0: TCNT_4 and TCNT_3 operate independently (TCNT presetting/clearing is
unrelated to other channels)
1: TCNT_4 and TCNT_3 performs synchronous operation
TCNT synchronous presetting/synchronous clearing is possible
All 0
R
Reserved
These bits are always read as 0. The write value should always be 0.
0
R/W
Timer Synchronous operation 2 to 0
These bits are used to select whether operation is independent of or
0
R/W
synchronized with other channels.
0
R/W
When synchronous operation is selected, the TCNT synchronous presetting of
multiple channels, and synchronous clearing by counter clearing on another
channel, are possible.
To set synchronous operation, the SYNC bits for at least two channels must be
set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT
clearing source must also be set by means of bits CCLR0 to CCLR2 in TCR.
0: TCNT_2 to TCNT_0 operates independently (TCNT presetting /clearing is
unrelated to other channels)
1: TCNT_2 to TCNT_0 performs synchronous operation
TCNT synchronous presetting/synchronous clearing is possible
5
4
3
2
1
-
-
-
SYNC2 SYNC1 SYNC0
0
0
0
0
0
R
R
R
R/W
R/W
10. Multi-Function Timer Pulse Unit 2
0
0
R/W
10-43

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rz/a1 seriesRz/a1lu seriesRz/a1lc series

Table of Contents