Timer Subcounter (Tcnts); Timer Dead Time Data Register (Tddr) - Renesas RZ/A Series User Manual

Hide thumbs Also See for RZ/A Series:
Table of Contents

Advertisement

RZ/A1L Group, RZ/A1LU Group, RZ/A1LC Group
Table 10.37
Output level Select Function
Bit 2
Bit 1
Bit 0
WF
VF
UF
0
0
0
1
1
0
1
1
0
0
1
1
0
1
10.3.21

Timer Subcounter (TCNTS)

TCNTS is a 16-bit read-only counter that is used only in complementary PWM mode.
The initial value of TCNTS is H'0000.
Bit:
15
Initial value:
0
R/W:
R
Note:
Accessing the TCNTS in 8-bit units is prohibited. Always access in 16-bit units.
10.3.22

Timer Dead Time Data Register (TDDR)

TDDR is a 16-bit register, used only in complementary PWM mode that specifies the TCNT_3 and TCNT_4 counter
offset values. In complementary PWM mode, when the TCNT_3 and TCNT_4 counters are cleared and then restarted,
the TDDR register value is loaded into the TCNT_3 counter and the count operation starts.
The initial value of TDDR is H'FFFF.
Bit:
15
Initial value:
1
R/W:
R/W
Note:
Accessing the TDDR in 8-bit units is prohibited. Always access in 16-bit units.
R01UH0437EJ0600 Rev.6.00
Jan 29, 2021
TIOC3B
TIOC4A
U Phase
V Phase
OFF
OFF
ON
OFF
OFF
ON
OFF
ON
OFF
OFF
ON
OFF
OFF
OFF
OFF
OFF
14
13
12
11
10
0
0
0
0
0
R
R
R
R
R
14
13
12
11
10
1
1
1
1
1
R/W
R/W
R/W
R/W
R/W
Function
TIOC4B
TIOC3D
W Phase
U Phase
OFF
OFF
OFF
OFF
OFF
ON
OFF
OFF
ON
OFF
OFF
OFF
ON
ON
OFF
OFF
9
8
7
6
5
0
0
0
0
0
R
R
R
R
R
9
8
7
6
5
1
1
1
1
1
R/W
R/W
R/W
R/W
R/W
10. Multi-Function Timer Pulse Unit 2
TIOC4C
TIOC4D
V Phase
W Phase
OFF
OFF
OFF
ON
OFF
OFF
OFF
ON
ON
OFF
ON
OFF
OFF
OFF
OFF
OFF
4
3
2
1
0
0
0
0
0
0
R
R
R
R
R
4
3
2
1
0
1
1
1
1
1
R/W
R/W
R/W
R/W
R/W
10-53

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rz/a1 seriesRz/a1lu seriesRz/a1lc series

Table of Contents