Detection Of The General Call Address - Renesas RZ/A Series User Manual

Hide thumbs Also See for RZ/A Series:
Table of Contents

Advertisement

RZ/A1L Group, RZ/A1LU Group, RZ/A1LC Group
18.9.2

Detection of the General Call Address

The RIIC has a facility for detecting the general call address (0000 000
setting the RIICnSER.GCE bit to 1.
If the address received after a start or restart condition is issued is 0000 000
RIIC recognizes this as the address of a slave device with an "all-zero" address but not as the general
call address.
When the RIIC detects the general call address, both the RIICnSR1.GCA flag and the
RIICnSR2.RDRF flag are set to 1 on the rising edge of the ninth cycle of SCL clock. This leads to the
generation of a receive data full interrupt (INTRIICRI). The value of the GCA flag can be confirmed to
recognize that the general call address has been transmitted.
Operation after detection of the general call address is the same as normal slave receive operation.
[General call address reception]
SCLn
SDAn
BBSY
AAS0
AAS1
AAS2
GCA
RDRF
Figure 18.27
R01UH0437EJ0600 Rev.6.00
Jan 29, 2021
S
1
2
3
4
5
6
0
0
0
0
0
0
Receive data (7-bit address)
Timing of GCA Flag Setting during Reception of General Call Address
7
8
9
1
2
3
4
Data (DATA 1)
0
W
ACK
General call address match (0000 000b + W)
Read RIICnDRR
(Dummy read [7-bit address])
18. I²C Bus Interface
+ 0 [W]). This is enabled by
B
+ 1[R] (start byte), the
B
5
6
7
8
9
1
2
ACK
Receive data (DATA 1)
Read RIICnDRR
(DATA 1)
3
4
5
Data (DATA 2)
18-69

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rz/a1 seriesRz/a1lu seriesRz/a1lc series

Table of Contents