Interrupt Sources; Interrupt Sources And Priorities - Renesas RZ/A Series User Manual

Hide thumbs Also See for RZ/A Series:
Table of Contents

Advertisement

RZ/A1L Group, RZ/A1LU Group, RZ/A1LC Group
10.5

Interrupt Sources

10.5.1

Interrupt Sources and Priorities

This module has three kinds of interrupt sources; TGR input capture/compare match, TCNT overflow, and TCNT
underflow. Each interrupt source has its own status flag and enable/disabled bit, allowing the generation of interrupt
request signals to be enabled or disabled individually.
When an interrupt request is generated, the corresponding status flag in TSR is set to 1. If the corresponding enable/
disable bit in TIER is set to 1 at this time, an interrupt is requested. The interrupt request is cleared by clearing the status
flag to 0.
Relative channel priorities can be changed by the interrupt controller, however the priority order within a channel is
fixed. For details, see section 7, Interrupt Controller.
Table 10.55 lists the interrupt sources of this module.
Table 10.55
Interrupts of Multi-Function Timer Pulse Unit 2
Channel Name
Interrupt Source
0
TGIA_0
TGRA_0 input capture/compare match
TGIB_0
TGRB_0 input capture/compare match
TGIC_0
TGRC_0 input capture/compare match
TGID_0
TGRD_0 input capture/compare match
TCIV_0
TCNT_0 overflow
TGIE_0
TGRE_0 compare match
TGIF_0
TGRF_0 compare match
1
TGIA_1
TGRA_1 input capture/compare match
TGIB_1
TGRB_1 input capture/compare match
TCIV_1
TCNT_1 overflow
TCIU_1
TCNT_1 underflow
2
TGIA_2
TGRA_2 input capture/compare match
TGIB_2
TGRB_2 input capture/compare match
TCIV_2
TCNT_2 overflow
TCIU_2
TCNT_2 underflow
3
TGIA_3
TGRA_3 input capture/compare match
TGIB_3
TGRB_3 input capture/compare match
TGIC_3
TGRC_3 input capture/compare match
TGID_3
TGRD_3 input capture/compare match
TCIV_3
TCNT_3 overflow
4
TGIA_4
TGRA_4 input capture/compare match
TGIB_4
TGRB_4 input capture/compare match
TGIC_4
TGRC_4 input capture/compare match
TGID_4
TGRD_4 input capture/compare match
TCIV_4
TCNT_4 overflow/underflow
Note:
This table shows the initial state immediately after a reset. The relative channel priorities can be changed by the
interrupt controller.
R01UH0437EJ0600 Rev.6.00
Jan 29, 2021
10. Multi-Function Timer Pulse Unit 2
Activation of
Direct Memory
Access
Interrupt Flag
Controller
TGFA_0
Possible
TGFB_0
Not possible
TGFC_0
Not possible
TGFD_0
Not possible
TCFV_0
Not possible
TGFE_0
Not possible
TGFF_0
Not possible
TGFA_1
Possible
TGFB_1
Not possible
TCFV_1
Not possible
TCFU_1
Not possible
TGFA_2
Possible
TGFB_2
Not possible
TCFV_2
Not possible
TCFU_2
Not possible
TGFA_3
Possible
TGFB_3
Not possible
TGFC_3
Not possible
TGFD_3
Not possible
TCFV_3
Not possible
TGFA_4
Possible
TGFB_4
Not possible
TGFC_4
Not possible
TGFD_4
Not possible
TCFV_4
Not possible
Priority
High
Low
10-130

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rz/a1 seriesRz/a1lu seriesRz/a1lc series

Table of Contents