Timer Output Level Buffer Register (Tolbr) - Renesas RZ/A Series User Manual

Hide thumbs Also See for RZ/A Series:
Table of Contents

Advertisement

RZ/A1L Group, RZ/A1LU Group, RZ/A1LC Group
10.3.19

Timer Output Level Buffer Register (TOLBR)

TOLBR is an 8-bit readable/writable register that functions as a buffer for TOCR2 and specifies the PWM output level in
complementary PWM mode and reset-synchronized PWM mode.
Bit
Bit Name
7, 6
5
OLS3N
4
OLS3P
3
OLS2N
2
OLS2P
1
OLS1N
0
OLS1P
Figure 10.3 shows an example of the PWM output level setting procedure in buffer operation.
Set bit TOCS
Set TOCR2
Set TOLBR
Figure 10.3
PWM Output Level Setting Procedure in Buffer Operation
R01UH0437EJ0600 Rev.6.00
Jan 29, 2021
Bit:
7
6
-
-
OLS3N OLS3P OLS2N OLS2P OLS1N OLS1P
Initial value:
0
0
R/W:
R
R
Initial
value
R/W
Description
All 0
R
Reserved
These bits are always read as 0. The write value should always be 0.
0
R/W
Specifies the buffer value to be transferred to the OLS3N bit in TOCR2.
0
R/W
Specifies the buffer value to be transferred to the OLS3P bit in TOCR2.
0
R/W
Specifies the buffer value to be transferred to the OLS2N bit in TOCR2.
0
R/W
Specifies the buffer value to be transferred to the OLS2P bit in TOCR2.
0
R/W
Specifies the buffer value to be transferred to the OLS1N bit in TOCR2.
0
R/W
Specifies the buffer value to be transferred to the OLS1P bit in TOCR2.
[1]
[1] Set bit TOCS in TOCR1 to 1 to enable the TOCR2 setting.
[2] Use bits BF1 and BF0 in TOCR2 to select the TOLBR buffer
transfer timing. Use bits OLS3N to OLS1N and OLS3P to OLS1P
to specify the PWM output levels.
[2]
[3] The TOLBR initial setting must be the same value as specified in
bits OLS3N to OLS1N and OLS3P to OLS1P in TOCR2.
[3]
5
4
3
2
1
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
10. Multi-Function Timer Pulse Unit 2
0
0
R/W
10-51

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rz/a1 seriesRz/a1lu seriesRz/a1lc series

Table of Contents