Riicnier - I²C Bus Interrupt Enable Register - Renesas RZ/A Series User Manual

Hide thumbs Also See for RZ/A Series:
Table of Contents

Advertisement

RZ/A1L Group, RZ/A1LU Group, RZ/A1LC Group
18.3.8
RIICnIER — I²C Bus Interrupt Enable Register
Access:
RIICnIER is a 32-bit readable/writable register.
RIICnIERL and RIICnIERH are 16-bit readable/writable registers.
RIICnIERLL, RIICnIERLH, RIICnIERHL, and RIICnIERHH are 8-bit readable/writable registers.
Address:
RIICnIER: <RIICn_base> + 001C
RIICnIERL: <RIICn_base> + 001C
RIICnIERLL: <RIICn_base> + 001C
RIICnIERHH: <RIICn_base> + 001F
Initial Value:
0000 0000
Bit
31
30
29
Initial value
0
0
0
R/W
R
R
R
Bit
15
14
13
0
0
0
Initial value
R/W
R
R
R
Table 18.13
Bit Position
31 to 8
7
6
5
4
3
2
1
0
R01UH0437EJ0600 Rev.6.00
Jan 29, 2021
H
, RIICnIERH: <RIICn_base> + 001E
H
, RIICnIERLH: <RIICn_base> + 001D
H
H
This register is initialized by any reset.
H
28
27
26
0
0
0
R
R
R
12
11
10
0
0
0
R
R
R
RIICnIER register contents
Bit Name
Function
Reserved
These bits are read as 0. The write value should be 0.
TIE
Transmit Data Empty Interrupt Enable
0: Transmit data empty interrupt (INTRIICTI) request is disabled.
1: Transmit data empty interrupt (INTRIICTI) request is enabled.
TEIE
Transmit End Interrupt Enable
0: Transmit end interrupt (INTRIICTEI) request is disabled.
1: Transmit end interrupt (INTRIICTEI) request is enabled.
RIE
Receive Data Full Interrupt Enable
0: Receive data full interrupt (INTRIICRI) request is disabled.
1: Receive data full interrupt (INTRIICRI) request is enabled.
NAKIE
NACK Reception Interrupt Enable
0: NACK reception interrupt (INTRIICNAKI) request is disabled.
1: NACK reception interrupt (INTRIICNAKI) request is enabled.
SPIE
Stop Condition Detection Interrupt Enable
0: Stop condition detection interrupt (INTRIICSPI) request is disabled.
1: Stop condition detection interrupt (INTRIICSPI) request is enabled.
STIE
Start Condition Detection Interrupt Enable
0: Start condition detection interrupt (INTRIICSTI) request is disabled.
1: Start condition detection interrupt (INTRIICSTI) request is enabled.
ALIE
Arbitration-Lost Interrupt Enable
0: Arbitration-lost interrupt (INTRIICALI) request is disabled.
1: Arbitration-lost interrupt (INTRIICALI) request is enabled.
TMOIE
Timeout Interrupt Enable
0: Timeout interrupt (INTRIICTMOI) request is disabled.
1: Timeout interrupt (INTRIICTMOI) request is enabled.
H
, RIICnIERHL: <RIICn_base> + 001E
H
25
24
23
22
0
0
0
0
R
R
R
R
9
8
7
6
TIE
TEIE
0
0
0
0
R
R
R/W
R/W
18. I²C Bus Interface
H
21
20
19
18
0
0
0
0
R
R
R
R
5
4
3
2
RIE
NAKIE
SPIE
STIE
0
0
0
0
R/W
R/W
R/W
R/W
,
17
16
0
0
R
R
1
0
ALIE
TMOIE
0
0
R/W
R/W
18-25

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rz/a1 seriesRz/a1lu seriesRz/a1lc series

Table of Contents