Riicnfer - I²C Bus Function Enable Register - Renesas RZ/A Series User Manual

Hide thumbs Also See for RZ/A Series:
Table of Contents

Advertisement

RZ/A1L Group, RZ/A1LU Group, RZ/A1LC Group
18.3.6
RIICnFER — I²C Bus Function Enable Register
Access:
RIICnFER is a 32-bit readable/writable register.
RIICnFERL and RIICnFERH are 16-bit readable/writable registers.
RIICnFERLL, RIICnFERLH, RIICnFERHL, and RIICnFERHH are 8-bit readable/writable registers.
Address:
RIICnFER: <RIICn_base> + 0014
RIICnFERL: <RIICn_base> + 0014
RIICnFERLL: <RIICn_base> + 0014
RIICnFERHH: <RIICn_base> + 0017
Initial Value:
0000 0072
Bit
31
30
29
Initial value
0
0
0
R/W
R
R
R
Bit
15
14
13
0
0
0
Initial value
R/W
R
R
R
Table 18.11
Bit Position
31 to 7
6
5
4
3
2
1
0
R01UH0437EJ0600 Rev.6.00
Jan 29, 2021
H
, RIICnFERH: <RIICn_base> + 0016
H
, RIICnFERLH: <RIICn_base> + 0015
H
H
This register is initialized by any reset.
H
28
27
26
0
0
0
R
R
R
12
11
10
0
0
0
R
R
R
RIICnFER register contents
Bit Name
Function
Reserved
These bits are read as 0. The write value should be 0.
SCLE
SCL Synchronous Circuit Enable
0: No SCL synchronous circuit is used.
1: An SCL synchronous circuit is used.
NFE
Digital Noise Filter Circuit Enable
0: No digital noise filter circuit is used.
1: A digital noise filter circuit is used.
NACKE
NACK Reception Transfer Suspension Enable
0: Transfer operation is not suspended during NACK reception (transfer
1: Transfer operation is suspended during NACK reception (transfer
SALE
Slave Arbitration-Lost Detection Enable
0: Slave arbitration-lost detection is disabled.
1: Slave arbitration-lost detection is enabled.
NALE
NACK Transmission Arbitration-Lost Detection Enable
0: NACK transmission arbitration-lost detection is disabled.
1: NACK transmission arbitration-lost detection is enabled.
MALE
Master Arbitration-Lost Detection Enable
0: Master arbitration-lost detection is disabled.
1: Master arbitration-lost detection is enabled.
TMOE
Timeout Function Enable
0: The timeout function is disabled.
1: The timeout function is enabled.
H
, RIICnFERHL: <RIICn_base> + 0016
H
25
24
23
22
0
0
0
0
R
R
R
R
9
8
7
6
SCLE
0
0
0
1
R
R
R
R/W
suspension disabled).
suspension enabled).
(Disables the arbitration-lost detection function and does not clear the
RIICnCR2.MST and TRS bits automatically when arbitration is lost.)
(Enables the arbitration-lost detection function and clears the
RIICnCR2.MST and TRS bits automatically when arbitration is lost.)
18. I²C Bus Interface
21
20
19
18
0
0
0
0
R
R
R
R
5
4
3
2
NFE
NACKE
SALE
NALE
1
1
0
0
R/W
R/W
R/W
R/W
,
H
17
16
0
0
R
R
1
0
MALE
TMOE
1
0
R/W
R/W
18-21

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rz/a1 seriesRz/a1lu seriesRz/a1lc series

Table of Contents