Common Control Register (Cmncr) - Renesas RZ/A Series User Manual

Hide thumbs Also See for RZ/A Series:
Table of Contents

Advertisement

RZ/A1L Group, RZ/A1LU Group, RZ/A1LC Group
17.4.1

Common Control Register (CMNCR)

CMNCR is a 32-bit register that controls the SPI multi I/O bus controller. The settings of this register are reflected both
in external address space read mode and SPI operating mode.
The settings of this register should be changed when the TEND flag in CMNSR is 1; otherwise, the operation cannot be
guaranteed.
Bit:
31
MD
Initial value:
0
R/W:
R/W
Bit:
15
IO3FV[1:0]
Initial value:
0
R/W:
R/W
Bit
Bit Name
31
MD
30 to 25
24
SFDE
23, 22
MOIIO3[1:0]
21, 20
MOIIO2[1:0]
19, 18
MOIIO1[1:0]
R01UH0437EJ0600 Rev.6.00
Jan 29, 2021
30
29
28
27
26
-
-
-
-
-
0
0
0
0
0
R
R
R
R
R
14
13
12
11
10
IO2FV[1:0]
-
-
1
0
0
0
0
R/W
R/W
R/W
R
R
Initial
Value
R/W
0
R/W
All 0
R
1
R/W
10
R/W
10
R/W
10
R/W
25
24
23
22
21
-
SFDE
MOIIO3[1:0]
MOIIO2[1:0]
0
1
1
0
1
R
R/W
R/W
R/W
R/W
9
8
7
6
5
IO0FV[1:0]
-
CPHAT CPHAR SSLP
0
0
0
0
0
R/W
R/W
R
R/W
R/W
Description
Operating Mode Switch
Switches the operating modes.
0: External address space read mode
1: SPI operating mode
Reserved
These bits are always read as 0. The write value should always be 0.
Data Swap Setting for Serial Flash Memory
Specifies whether or not swapping of data in serial flash memory is
performed.
0: Swapping is not performed.
1: Swapping is performed in 8-bit units.
For details, see section 17.5.4, Data Alignment.
SPBSSL Output Idle Value Fix SPBIO30, SPBIO31
Fixes output values of SPBIO30 and SPBIO31 in SPBSSL negation
period.
00: Output value 0
01: Output value 1
10: Output value is the value of the immediately previous bit (or the pin is
Hi-Z, if Hi-Z was the state in the immediately previous bit period).
11: Output value Hi-Z
SPBSSL Output Idle Value Fix SPBIO20, SPBIO21
Fixes output values of SPBIO20 and SPBIO21 in SPBSSL negation
period.
00: Output value 0
01: Output value 1
10: Output value is the value of the immediately previous bit (or the pin is
Hi-Z, if Hi-Z was the state in the immediately previous bit period).
11: Output value Hi-Z
SPBSSL Output Idle Value Fix SPBIO10, SPBIO11
Fixes output values of SPBIO10 and SPBIO11 in SPBSSL negation
period.
00: Output value 0
01: Output value 1
10: Output value is the value of the immediately previous bit (or the pin is
Hi-Z, if Hi-Z was the state in the immediately previous bit period).
11: Output value Hi-Z
17. SPI Multi I/O Bus Controller
20
19
18
17
16
MOIIO1[1:0]
MOIIO0[1:0]
0
1
0
1
0
R/W
R/W
R/W
R/W
R/W
4
3
2
1
0
CPOL
-
BSZ[1:0]
0
0
0
0
0
R/W
R/W
R
R/W
R/W
17-5

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rz/a1 seriesRz/a1lu seriesRz/a1lc series

Table of Contents