Notes On Using Irq Pins As Triggers For Release From Standby When Software Standby Is In Use - Renesas RZ/A Series User Manual

Hide thumbs Also See for RZ/A Series:
Table of Contents

Advertisement

RZ/A1L Group, RZ/A1LU Group, RZ/A1LC Group
7.8.4
Notes on Using IRQ Pins as Triggers for Release from Standby
when Software Standby is in Use
To use an IRQ pin as the trigger for release from standby when software standby is in use, execute the following
processing.
(1) When the mode setting for an IRQ pin has been switched from the alternative mode to the port
mode
Set the IRQ sense select bits corresponding to the given IRQ pin in interrupt control register 1 (ICR1) to the initial value,
00 (interrupt requests being detected as the low level of the IRQn input).
(2) When the mode setting for an IRQ pin has been switched from the port mode to the alternative
mode
After switching the pin mode setting, make the setting of the IRQ sense select bits corresponding to the given IRQ pin in
the following sequence. To start with, set the IRQ sense select bits in interrupt control register 1 (ICR1) to the initial
value, 00 (interrupt requests being detected as the low level of the IRQn input), and then set them to the desired value, as
described below.
When the IRQ pin is to be used with the IRQ sense select bits set to 01 (interrupt requests being detected on falling
edges of the IRQn input)
Set these bits to 00 (detection as the low level) *
• When the IRQ pin is to be used with the IRQ sense select bits set to 10 (interrupt requests being detected on rising
edges of the IRQn input)
Set these bits to 00 (detection as the low level) *
• When the IRQ pin is to be used with the IRQ sense select bits set to 11 (interrupt requests being detected on the both
edges of the IRQn input)
Set these bits to 00 (detection as the low level) *
Note 1.
This setting is for the detection of interrupt requests when the IRQ pin is at the low level. Make the appropriate
settings so that the interrupt function does not operate, i.e. the interrupt is ignored, during the period from setting
of the IRQ pin mode to setting of the IRQ sense select bits.
R01UH0437EJ0600 Rev.6.00
Jan 29, 2021
1
and then to 01 (detection on falling edges).
1
and then to 10 (detection on rising edges).
1
and then to 11 (detection on the both edges).
7. Interrupt Controller
7-41

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rz/a1 seriesRz/a1lu seriesRz/a1lc series

Table of Contents