Pin Functions - Renesas RZ/A Series User Manual

Hide thumbs Also See for RZ/A Series:
Table of Contents

Advertisement

RZ/A1L Group, RZ/A1LU Group, RZ/A1LC Group
1.5

Pin Functions

Table 1.3
Pin Functions
Classification
Symbol
Power supply
Vcc
Vss
PVcc
PLLVcc
Clock
EXTAL
XTAL
CKIO
AUDIO_CLK
AUDIO_X1
AUDIO_X2
AUDIO_XOUT
AUDIO_XOUT2
AUDIO_XOUT3
Operating mode
MD_BOOT1,
control
MD_BOOT0
MD_CLK
MD_CLKS
BSCANP
R01UH0437EJ0600 Rev.6.00
Jan 29, 2021
I/O
Name
I
Power supply
I
Ground
I
Power supply for I/O
circuits
I
Power supply for PLL
I
External clock
O
Crystal
O
System clock output
I
External clock for
audio
I
Crystal resonator/
external clock for
O
audio
O
AUDIO_X1 clock
output
O
AUDIO_X1 divided-
by-two clock output
O
AUDIO_X1 divided-
by-three clock output
I
Mode set
I
Clock mode set
I
SSCG clock mode set
I
Boundary scan set
Function
Power supply pins. All the Vcc pins must
be connected to the system power
supply. This LSI does not operate
correctly if there is a pin left open.
Ground pins. All the Vss pins must be
connected to the system power supply (0
V). This LSI does not operate correctly if
there is a pin left open.
Power supply for I/O pins. All the PVcc
pins must be connected to the system
power supply. This LSI does not operate
correctly if there is a pin left open.
Power supply for the on-chip PLL
oscillator.
Connected to a crystal resonator. An
external clock signal may also be input to
the EXTAL pin.
Connected to a crystal resonator.
Supplies the system clock to external
devices.
Input pin of external clock for audio. A
clock input to the divider is selected from
an oscillation clock input on this pin or
pins AUDIO_X1 and AUDIO_X2.
Pins connected to a crystal resonator for
audio. An external clock can be input on
pin AUDIO_X1. A clock input to the
divider is selected from an oscillation
clock input on these pins or the
AUDIO_CLK pin.
Output for the on-chip crystal oscillator on
AUDIO_X1 or the external clock signal.
Output for the on-chip crystal oscillator on
AUDIO_X1 or the external clock signal
after frequency division of the selected
signal by two.
Output for the on-chip crystal oscillator on
AUDIO_X1 or the external clock signal
after frequency division of the selected
signal by three.
Sets the operating mode. Do not change
the signal levels on these pins while the
RES pin is asserted or until the mode is
fixed, after the negation.
Sets the clock operating mode. Do not
change the signal levels on this pin while
the RES pin is asserted or until the mode
is fixed, after the negation.
Switches the SSCG circuit on or off. Do
not change the signal levels on this pin
while the RES pin is asserted or until the
mode is fixed, after the negation.
Boundary scan setting pin.
This pin is set to the high level for a
boundary scan and to the low level for
normal operation.
1. Overview
1-14

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rz/a1 seriesRz/a1lu seriesRz/a1lc series

Table of Contents