Output Timing - Renesas H8S Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

11.3.2

Output Timing

If pulse output is enabled, NDR contents are transferred to PODR and output when the specified compare match event
occurs. Figure 11-3 shows the timing of these operations for the case of normal output in groups 2 and 3, triggered by
compare match A.
ø
TCNT
TGRA
Compare match
A signal
NDRH
PODRH
PO8 to PO15
Figure 11-3 Timing of Transfer and Output of NDR Contents (Example)
Rev.6.00 Oct.28.2004 page 424 of 1016
REJ09B0138-0600H
N
N+1
N
n
m
m
n
n

Advertisement

Table of Contents
loading

Table of Contents