Renesas H8S Series Hardware Manual page 938

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

PDPCR—Port D MOS Pull-Up Control Register
Bit
Initial value
Read/Write
Note: Setting is prohibited in the H8S/2352, H8S/2394, H8S/2392, and H8S/2390.
PEPCR—Port E MOS Pull-Up Control Register
Bit
Initial value
Read/Write
Note: Setting is prohibited in the H8S/2352, H8S/2394, H8S/2392, and H8S/2390.
P3ODR—Port 3 Open Drain Control Register
Bit
Initial value
Read/Write
PAODR—Port A Open Drain Control Register
Bit
Initial value
Read/Write
Note: Setting is prohibited in the H8S/2352, H8S/2394, H8S/2392, and H8S/2390.
Rev.6.00 Oct.28.2004 page 910 of 1016
REJ09B0138-0600H
:
7
6
PD7PCR
PD6PCR
PD5PCR
:
0
0
:
R/W
R/W
Controls the MOS input pull-up function incorporated into port D on a bit-by-bit basis
:
7
6
PE7PCR
PE6PCR
PE5PCR
:
0
0
:
R/W
R/W
Controls the MOS input pull-up function incorporated into port E on a bit-by-bit basis
:
7
6
P35ODR
:
Undefined
Undefined
:
Controls the PMOS on/off status for each port 3 pin (P3
:
7
6
PA7ODR
PA6ODR
PA5ODR
:
0
0
:
R/W
R/W
Controls the PMOS on/off status for each port A pin (PA
H'FF73
[On-chip ROM version Only]
5
4
3
PD4PCR
PD3PCR
0
0
0
R/W
R/W
R/W
H'FF74
[On-chip ROM version Only]
5
4
3
PE4PCR
PE3PCR
0
0
0
R/W
R/W
R/W
H'FF76
5
4
3
P34ODR
P33ODR
0
0
0
R/W
R/W
R/W
H'FF77
[On-chip ROM version Only]
5
4
3
PA4ODR
PA3ODR
0
0
0
R/W
R/W
R/W
Port D
2
1
0
PD2PCR
PD1PCR
PD0PCR
0
0
0
R/W
R/W
R/W
Port E
2
1
0
PE2PCR
PE1PCR
PE0PCR
0
0
0
R/W
R/W
R/W
Port 3
2
1
P32ODR
P31ODR
P30ODR
0
0
R/W
R/W
5
Port A
2
1
PA2ODR
PA1ODR
PA0ODR
0
0
R/W
R/W
to PA
)
7
0
0
0
R/W
to P3
)
0
0
0
R/W

Advertisement

Table of Contents
loading

Table of Contents