Renesas H8S Series Hardware Manual page 769

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

ø
t
AD
A
to A
23
0
t
CSD1
CS7 to CS0
AS
RD
(read)
D
to D
15
0
(read)
HWR, LWR
(write)
D
to D
15
0
(write)
Figure 22-73 Basic Bus Timing (Three-State Access)
T
T
1
2
t
AS
t
ASD
t
t
RSD1
ACC4
t
AS
t
ACC5
t
WRD1
t
t
WDD
WDS
T
3
t
AH
t
ASD
t
RSD2
t
t
RDS
RDH
t
WRD2
t
AH
t
t
WSW2
WDH
Rev.6.00 Oct.28.2004 page 741 of 1016
REJ09B0138-0600H

Advertisement

Table of Contents
loading

Table of Contents