Renesas H8S Series Hardware Manual page 716

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

(3) Bus Timing
Table 22-6 lists the bus timing.
Table 22-6 Bus Timing
= 5.0 V ± 10%, AV
Conditions:
V
CC
V
= AV
SS
T
= –40 to +85°C (wide-range specifications)
a
Item
Address delay time
Address setup time
Address hold time
Precharge time
CS delay time 1
CS delay time 2
CS delay time 3
AS delay time
RD delay time 1
RD delay time 2
CAS delay time
Read data setup time
Read data hold time
Read data access time 1
Read data access time 2
Read data access time 3
Read data access
time 4
Read data access
time 5
WR delay time 1
WR delay time 2
WR pulse width 1
WR pulse width 2
Write data delay time
Write data setup time
Write data hold time
WR setup time
Rev.6.00 Oct.28.2004 page 688 of 1016
REJ09B0138-0600H
= 5.0 V ± 10%, V
CC
= 0 V, ø= 10 to 20 MHz, T
SS
Symbol
t
AD
t
AS
t
AH
t
PCH
t
CSD1
t
CSD2
t
CSD3
t
ASD
t
RSD1
t
RSD2
t
CASD
t
RDS
t
RDH
t
ACC1
t
ACC2
t
ACC3
t
ACC4
t
ACC5
t
WRD1
t
WRD2
t
WSW1
t
WSW2
t
WDD
t
WDS
t
WDH
t
WCS
= 4.5 V to AV
ref
= –20 to +75°C (regular specifications),
a
Condition
Min
Max
20
0.5 ×
t
– 15
cyc
0.5 ×
t
– 10
cyc
1.5 ×
t
– 20
cyc
20
20
25
20
20
20
20
15
0
1.0 ×
t
– 25
cyc
1.5 ×
t
– 25
cyc
2.0 ×
t
– 25
cyc
2.5 ×
t
– 25
cyc
3.0 ×
t
– 25
cyc
20
20
1.0 ×
t
– 20
cyc
1.5 ×
t
– 20
cyc
30
0.5 ×
t
– 20
cyc
0.5 ×
t
– 10
cyc
0.5 ×
t
– 10
cyc
,
CC
Test
Unit
Conditions
ns
Figure 22-8 to
Figure 22-15
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Advertisement

Table of Contents
loading

Table of Contents