Renesas H8S Series Hardware Manual page 65

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

Type
Instruction
Arithmetic
DIVXU
operations
DIVXS
CMP
NEG
EXTU
EXTS
TAS
Logic
AND
operations
OR
XOR
NOT
Shift
SHAL
operations
SHAR
SHLL
SHLR
ROTL
ROTR
ROTXL
ROTXR
1
Size*
Function
Rd ÷ Rs → Rd
B/W
Performs unsigned division on data in two general
registers: either 16 bits ÷ 8 bits → 8-bit quotient and 8-bit
remainder or 32 bits ÷ 16 bits → 16-bit quotient and 16-
bit remainder.
Rd ÷ Rs → Rd
B/W
Performs signed division on data in two general
registers: either 16 bits ÷ 8 bits → 8-bit quotient and 8-bit
remainder or 32 bits ÷ 16 bits → 16-bit quotient and 16-
bit remainder.
B/W/L
Rd – Rs, Rd – #IMM
Compares data in a general register with data in another
general register or with immediate data, and sets CCR
bits according to the result.
0 – Rd → Rd
B/W/L
Takes the two's complement (arithmetic complement) of
data in a general register.
Rd (zero extension) → Rd
W/L
Extends the lower 8 bits of a 16-bit register to word size,
or the lower 16 bits of a 32-bit register to longword size,
by padding with zeros on the left.
Rd (sign extension) → Rd
W/L
Extends the lower 8 bits of a 16-bit register to word size,
or the lower 16 bits of a 32-bit register to longword size,
by extending the sign bit.
@ERd – 0, 1 → (<bit 7> of @ERd)*
B
Tests memory contents, and sets the most significant bit
(bit 7) to 1.
Rd ∧ Rs → Rd, Rd ∧ #IMM → Rd
B/W/L
Performs a logical AND operation on a general register
and another general register or immediate data.
Rd ∨ Rs → Rd, Rd ∨ #IMM → Rd
B/W/L
Performs a logical OR operation on a general register
and another general register or immediate data.
Rd ⊕ Rs → Rd, Rd ⊕ #IMM → Rd
B/W/L
Performs a logical exclusive OR operation on a general
register and another general register or immediate data.
¬ (Rd) → (Rd)
B/W/L
Takes the one's complement of general register
contents.
Rd (shift) → Rd
B/W/L
Performs an arithmetic shift on general register contents.
1-bit or 2-bit shift is possible.
Rd (shift) → Rd
B/W/L
Performs a logical shift on general register contents.
1-bit or 2-bit shift is possible.
Rd (rotate) → Rd
B/W/L
Rotates general register contents.
1-bit or 2-bit rotation is possible.
Rd (rotate) → Rd
B/W/L
Rotates general register contents through the carry flag.
1-bit or 2-bit rotation is possible.
2
Rev.6.00 Oct.28.2004 page 37 of 1016
REJ09B0138-0600H

Advertisement

Table of Contents
loading

Table of Contents