Renesas H8S Series Hardware Manual page 236

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

Figure 7-11 illustrates operation in normal mode.
Address T
A
Address B
A
Legend:
Address
T
A
Address
T
B
Address
B
A
Address
B
B
Where :
L
A
L
B
N
Transfer requests (activation sources) are external requests and auto-requests.
With auto-request, the DMAC is only activated by register setting, and the specified number of transfers are performed
automatically. With auto-request, cycle steal mode or burst mode can be selected. In cycle steal mode, the bus is released
to another bus master each time a transfer is performed. In burst mode, the bus is held continuously until transfer ends.
Rev.6.00 Oct.28.2004 page 208 of 1016
REJ09B0138-0600H
= L
A
= L
B
SAID
DTSZ
= L
+ SAIDE • (–1)
• (2
A
DAID
DTSZ
= L
+ DAIDE • (–1)
• (2
B
= Value set in MARA
= Value set in MARB
= Value set in ETCRA
Figure 7-11 Operation in Normal Mode
Transfer
• (N–1))
• (N–1))
Address T
B
Address B
B

Advertisement

Table of Contents
loading

Table of Contents