Renesas H8S Series Hardware Manual page 625

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

Set block start address to verify address
H'FF dummy write to verify address
Increment
address
NG
NG
Notes: 1. Preprogramming (setting erase block data to all 0) is not necessary.
2. The values of x, y, z, α, β, γ, ε, η, and N are shown in section 22.7.6, Flash Memory Characteristics.
3. Verify data is read in 16-bit (W) units.
4. Set only one bit in EBR1or EBR2. More than one bit cannot be set.
5. Erasing is performed in block units. To erase a number of blocks, the individual blocks must be erased sequentially.
Figure 19-20 Erase/Erase-Verify Flowchart (Single-Block Erase)
Start
*1
Set SWE bit in FLMCR1
Wait (x) µs
*2
n = 1
Set EBR1, EBR2
*4
Enable WDT
Set ESU bit in FLMCR2
Wait (y) µs
*2
Start of erase
Set E bit in FLMCR1
Wait (z) ms
*2
Clear E bit in FLMCR1
Halt erase
Wait (α) µs
*2
Clear ESU bit in FLMCR2
Wait (β) µs
*2
Disable WDT
Set EV bit in FLMCR1
Wait (γ) µs
*2
Wait (ε) µs
*2
Read verify data
*3
NG
Verify data = all 1?
OK
Last address of block?
OK
Clear EV bit in FLMCR1
Wait (η) µs
*2
*5
End of
erasing of all erase
blocks?
OK
Clear SWE bit in FLMCR1
End of erasing
n ← n + 1
Clear EV bit in FLMCR1
Wait (η) µs
*2
*2
NG
n ≥ N?
OK
Clear SWE bit in FLMCR1
Erase failure
Rev.6.00 Oct.28.2004 page 597 of 1016
REJ09B0138-0600H

Advertisement

Table of Contents
loading

Table of Contents