Interrupt Operation; Interrupt Control Modes And Interrupt Operation - Renesas H8S Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

Interrupt Source
ERI0 (receive error 0)
RXI0 (reception data full 0)
TXI0 (transmit data empty 0)
TEI0 (transmission end 0)
ERI1 (receive error 1)
RXI1 (reception data full 1)
TXI1 (transmit data empty 1)
TEI1 (transmission end 1)
ERI2 (receive error 2)
RXI2 (reception data full 2)
TXI2 (transmit data empty 2)
TEI2 (transmission end 2)
Note: * Lower 16 bits of the start address.
5.4

Interrupt Operation

5.4.1

Interrupt Control Modes and Interrupt Operation

Interrupt operations in the H8S/2357 Group differ depending on the interrupt control mode.
NMI interrupts are accepted at all times except in the reset state and the hardware standby state. In the case of IRQ
interrupts and on-chip supporting module interrupts, an enable bit is provided for each interrupt. Clearing an enable bit to
0 disables the corresponding interrupt request. Interrupt sources for which the enable bits are set to 1 are controlled by the
interrupt controller.
Table 5-5 shows the interrupt control modes.
The interrupt controller performs interrupt control according to the interrupt control mode set by the INTM1 and INTM0
bits in SYSCR, the priorities set in IPR, and the masking state indicated by the I and UI bits in the CPU's CCR, and bits I2
to I0 in EXR.
Table 5-5
Interrupt Control Modes
Interrupt
Control Mode INTM1 INTM0 Registers
0
2
Origin of
Interrupt
Source
SCI
channel 0
SCI
channel 1
SCI
channel 2
SYSCR
Priority Setting
0
0
1
1
0
IPR
1
Vector
Address*
Vector
Advanced
Number
Mode
80
H'0140
81
H'0144
82
H'0148
83
H'014C
84
H'0150
85
H'0154
86
H'0158
87
H'015C
88
H'0160
89
H'0164
90
H'0168
91
H'016C
Interrupt
Mask Bits Description
I
Interrupt mask control is
performed by the I bit.
Setting prohibited
I2 to I0
8-level interrupt mask control
is performed by bits I2 to I0.
8 priority levels can be set with
IPR.
Setting prohibited
Rev.6.00 Oct.28.2004 page 91 of 1016
IPR
Priority
IPRJ2 to 0
High
IPRK6 to 4
IPRK2 to 0
Low
REJ09B0138-0600H

Advertisement

Table of Contents
loading

Table of Contents