Renesas H8S Series Hardware Manual page 720

ø
A to A
23 0
CS5 to CS2
(RAS)
CAS
D to D
15 0
(read)
HWR, LWR
(write)
D to D
15 0
(write)
ø
CS5 to CS2
(RAS)
CAS
Rev.6.00 Oct.28.2004 page 692 of 1016
REJ09B0138-0600H
T
T
p
r
t
AD
t
AS
t
PCH
t
CSD2
Figure 22-11 DRAM Bus Timing
T
T
Rp
Rr
t
CSD2
t
CSR
t
CASD
Figure 22-12 CAS-Before-RAS Refresh Timing
T
C1
t
AD
t
AH
t
ACC4
t t
CASD ACC1
t
ACC3
t
WRD2
t
WCS
t
t
WDD
WDS
T
Rc1
T
C2
t
CSD3
t
CASD
t
t
RDS
RDH
t
WRD2
t
WCH
t
WDH
T
Rc2
t
CSD1
t
CASD