Register Configuration - Renesas H8S Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

10.1.4

Register Configuration

Table 10-3 summarizes the TPU registers.
Table 10-3 TPU Registers
Channel Name
0
Timer control register 0
Timer mode register 0
Timer I/O control register 0H
Timer I/O control register 0L
Timer interrupt enable register 0 TIER0
Timer status register 0
Timer counter 0
Timer general register 0A
Timer general register 0B
Timer general register 0C
Timer general register 0D
1
Timer control register 1
Timer mode register 1
Timer I/O control register 1
Timer interrupt enable register 1 TIER1
Timer status register 1
Timer counter 1
Timer general register 1A
Timer general register 1B
2
Timer control register 2
Timer mode register 2
Timer I/O control register 2
Timer interrupt enable register 2 TIER2
Timer status register 2
Timer counter 2
Timer general register 2A
Timer general register 2B
Abbreviation
R/W
TCR0
R/W
TMDR0
R/W
TIOR0H
R/W
TIOR0L
R/W
R/W
2
TSR0
R/(W)*
TCNT0
R/W
TGR0A
R/W
TGR0B
R/W
TGR0C
R/W
TGR0D
R/W
TCR1
R/W
TMDR1
R/W
TIOR1
R/W
R/W
TSR1
R/(W) *
TCNT1
R/W
TGR1A
R/W
TGR1B
R/W
TCR2
R/W
TMDR2
R/W
TIOR2
R/W
R/W
TSR2
R/(W) *
TCNT2
R/W
TGR2A
R/W
TGR2B
R/W
Initial Value
Address *
H'00
H'FFD0
H'C0
H'FFD1
H'00
H'FFD2
H'00
H'FFD3
H'40
H'FFD4
H'C0
H'FFD5
H'0000
H'FFD6
H'FFFF
H'FFD8
H'FFFF
H'FFDA
H'FFFF
H'FFDC
H'FFFF
H'FFDE
H'00
H'FFE0
H'C0
H'FFE1
H'00
H'FFE2
H'40
H'FFE4
2
H'C0
H'FFE5
H'0000
H'FFE6
H'FFFF
H'FFE8
H'FFFF
H'FFEA
H'00
H'FFF0
H'C0
H'FFF1
H'00
H'FFF2
H'40
H'FFF4
2
H'C0
H'FFF5
H'0000
H'FFF6
H'FFFF
H'FFF8
H'FFFF
H'FFFA
Rev.6.00 Oct.28.2004 page 343 of 1016
REJ09B0138-0600H
1

Advertisement

Table of Contents
loading

Table of Contents