Block Diagram - Renesas H8S Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

11.1.2

Block Diagram

Figure 11-1 shows a block diagram of the PPG.
PO15
PO14
PO13
PO12
PO11
PO10
PO9
PO8
PO7
PO6
PO5
PO4
PO3
PO2
PO1
PO0
Legend:
PPG output mode register
PMR:
PPG output control register
PCR:
Next data enable register H
NDERH:
Next data enable register L
NDERL:
Next data register H
NDRH:
Next data register L
NDRL:
Output data register H
PODRH:
Output data register L
PODRL:
Rev.6.00 Oct.28.2004 page 412 of 1016
REJ09B0138-0600H
Compare match signals
Control logic
Pulse output
pins, group 3
Pulse output
pins, group 2
Pulse output
pins, group 1
Pulse output
pins, group 0
Figure 11-1 Block Diagram of PPG
NDERH
NDERL
PMR
PODRH
PODRL
PCR
Internal
NDRH
data bus
NDRL

Advertisement

Table of Contents
loading

Table of Contents