Renesas H8S Series Hardware Manual page 239

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

Address T
A
1st block
2nd block
Nth block
Address B
A
Legend:
Address
T
= L
A
A
Address
T
= L
B
B
Address
B
= L
+ SAIDE • (–1)
A
A
Address
B
= L
+ DAIDE • (–1)
B
B
Where :
L
= Value set in MARA
A
L
= Value set in MARB
B
N
= Value set in ETCRB
M
= Value set in ETCRAH and ETCRAL
Figure 7-13 Operation in Block Transfer Mode (BLKDIR = 0)
Transfer
Consecutive transfer
of M bytes or words
is performed in
response to one
request
SAID
DTSZ
• (2
• (M•N–1))
DAID
DTSZ
• (2
• (N–1))
Address T
Block area
Address B
Rev.6.00 Oct.28.2004 page 211 of 1016
B
B
REJ09B0138-0600H

Advertisement

Table of Contents
loading

Table of Contents