Samsung S3C6400X User Manual page 63

Table of Contents

Advertisement

SYSTEM CONTROLLER
Wakeup reset
Wakeup reset is invoked when S3C6400 is woken-up from SLEEP by a wakeup event. The details are described
in SLEEP mode section.
Block
PWR_CFG, EINT_MASK, NORMAL_CFG, STOP_CFG, SLEEP_CFG,
OSC_FREQ, OSC_STABLE, PWR_STABLE, FPC_STABLE,
SYSCON
MTC_STABLE, OTHERS, RST_STAT, WAKEUP_STAT,
BLK_PWR_STAT, INFORM0, INFORM1, INFORM2, INFORM3
RTCCON, TICCNT, RTCALM, ALMSEC, ALMMIN, ALMHOUR,
RTC
ALMDAY, ALMMON, ALMYEAR, RTCRST
GPICONSLP, GPIPUDSLP, GPJCONSLP, GPJPUDSLP, GPKCON0,
GPKCON1, GPKDAT, GPKPUD, GPLCON0, GPLCON1, GPLDAT,
GPLPUD, GPMCON, GPMDAT, GPMPUD, GPNCON,
GPIO
GPNDAT,GPNPUD, GPOCON, GPOPUD, GPPCON, GPPPUD,
GPQCON, GPQPUD, EINT0CON0, EINT0CON1, EINT0FLTCON0,
EINT0FLTCON1, EINT0FLTCON2, EINT0FLTCON3, EINT0MASK,
EINT0PEND, SPCONSLP, SLPEN
Others
-
MISC.
There are several registers to control S3C6400X. S3C6400X consists of several AHB buses and one-AXI
components. Several master-IP are connected in on AHB buses. Generally, bus utilization is the most important
performance parameter in a bus system. Since the arbitration scheme and priority heavily affect on it, most bus
system can configure the scheme and priority. S3C6400X also supports two bus arbitration schemes and several
priority configurations. AHB_CONx registers control AHB bus arbitration scheme and priority.
S3C6400X supports TrustZone feature of ARM1176. If DMA operation is not protected properly, the contents of
external memory will be broken by unprivileged software's. Unprivileged access can be protected by SDMA_SEL.
The registers within SYSCON have protection scheme using security scheme. Therefore, the access having a
proper security level can change SDMA_SEL values and protects the access of unprivileged software.
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
3-18
Specifications and information herein are subject to change without notice.
Table 3-5. Register initialization due to various resets
Registers
S3C6400X RISC MICROPROCESSOR
XnRESET
XnWRESET
Watchdog
Wakeup from SLEEP
Software
X
X
X
O
X
X
X
O
X
X
X
O
X
X
X
O
O
O
O
O

Advertisement

Table of Contents
loading

Table of Contents