Table of Contents
Advertisement
USB2.0 HS OTG
Host Global Registers
HCFG
0x400
HFNUM
0x408
HPTXSTS
0x410
HAINT
0x414
HAINTMSK
0x418
Host Port Control and Status Registers
HPRT
0x440
Host Channel-Specific Registers
HCCHAR0
0x500
HCSPLT0
0x504
HCINT0
0x508
HCINTMSK0
0x50C
HCTSIZ0
0x510
HCDMA0
0x514
HCCHAR1
0x520
HCSPLT1
0x524
HCINT1
0x528
HCINTMSK1
0x52C
HCTSIZ1
0x530
HCDMA1
0x534
HCCHAR2
0x540
HCSPLT2
0x544
HCINT2
0x548
HCINTMSK2
0x54C
HCTSIZ2
0x550
HCDMA2
0x554
HCCHAR3
0x560
HCSPLT3
0x564
HCINT3
0x568
HCINTMSK3
0x56C
HCTSIZ3
0x570
HCDMA3
0x574
HCCHAR4
0x580
HCSPLT4
0x584
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
26-8
Specifications and information herein are subject to change without notice.
Host Mode Registers
R/W
Host Configuration Register
R
Host Frame Number/Frame Time Remaining
Register
R
Host Periodic Transmit FIFO/Queue Status
Register
R
Host All Channels Interrupt Register
R/W
Host All Channels Interrupt Mask Register
R/W
Host Port Control and Status Register
R/W
Host Channel 0 Characteristics Register
R/W
Host Channel 0 Spilt Control Register
R/W
Host Channel 0 Interrupt Register
R/W
Host Channel 0 Interrupt Mask Register
R/W
Host Channel 0 Transfer Size Register
R/W
Host Channel 0 DMA Address Register
R/W
Host Channel 1 Characteristics Register
R/W
Host Channel 1 Spilt Control Register
R/W
Host Channel 1 Interrupt Register
R/W
Host Channel 1 Interrupt Mask Register
R/W
Host Channel 1 Transfer Size Register
R/W
Host Channel 1 DMA Address Register
R/W
Host Channel 2 Characteristics Register
R/W
Host Channel 2 Spilt Control Register
R/W
Host Channel 2 Interrupt Register
R/W
Host Channel 2 Interrupt Mask Register
R/W
Host Channel 2 Transfer Size Register
R/W
Host Channel 2 DMA Address Register
R/W
Host Channel 3 Characteristics Register
R/W
Host Channel 3 Spilt Control Register
R/W
Host Channel 3 Interrupt Register
R/W
Host Channel 3 Interrupt Mask Register
R/W
Host Channel 3 Transfer Size Register
R/W
Host Channel 3 DMA Address Register
R/W
Host Channel 4 Characteristics Register
R/W
Host Channel 4 Spilt Control Register
S3C6400X RISC MICROPROCESSOR
0x0020_0000
0x0000_0000
0x0008_1800
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
Advertisement
Table of Contents
