Samsung S3C6400X User Manual page 35

Table of Contents

Advertisement

PRODUCT OVERVIEW
XvVD[22]
O
O
XvVD[23]
O
O
XvVCLK
O
O
XvVSYNC
O
O
XvHSYNC
O
O
XvVDEN
O
O
2-ch DAC
Signal
XdacVREF
XdacIREF
XdacCOMP
XdacOUT_0
XdacOUT_1
ADC
Signal
Xadc_AIN[7:0]
PLL
Signal
XpllEFILTER
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
Specifications and information herein are subject to change without notice.
1-32
IO XvVD[22]: LCD pixel data output
for RGB interface
IO XvVD[23]: LCD pixel data output
for RGB interface
IO XvVCLK: Pixel clock signal for
RGB interface
IO XvVSYNC: Vertical synchronous
signal for RGB interface
IO XvHSYNC: Horizontal
synchronous signal for RGB
interface
IO XvVDEN: Data enable signal for
RGB interface
I/O
AI
Reference voltage input
AI
External resistor connection
AI
External capacitor connection
AO
Analog output of DAC
AO
Analog output of DAC
I/O
AI
ADC Analog Input
I/O
Loop filter capacitor for PLL
S3C6400 RISC MICROPROCESSOR
XvSYS_VSYNC_LDI : i80
VSYNC interface control
XvSYS_OEn : i80 Output
Enable control
XvSYS_Wen: i80 Write
Enable control
XvSYS_CSn_sub: i80 Sub
LCD Chip select control
XvSYS_CSn_main: i80
Main LCD Chip select
control
XvSYS_RS: i80
Register/Status Signal
control
Description
Description
Description

Advertisement

Table of Contents
loading

Table of Contents