Samsung S3C6400X User Manual page 923

Table of Contents

Advertisement

S3C6400X RISC MICROPROCESSOR
NORMAL INTERRUPT STATUS REGISTER
The Normal Interrupt Status Enable affects reads of this register, but Normal Interrupt Signal Enable does not
affect these reads. An interrupt is generated when the Normal Interrupt Signal Enable is enabled and at least one
of the status bits is set to 1. For all bits except Card Interrupt and Error Interrupt, writing 1 to a bit clears it;
writing to 0 keeps the bit unchanged. More than one status can be cleared with a single register write. The Card
Interrupt is cleared when the card stops asserting the interrupt; that is, when the Card Driver services the
interrupt condition.
Register
Address
NORINTSTS0
0x7C200030
NORINTSTS1
0x7C300030
NORINTSTS2
0x7C400030
Name
Bit
[15]
StaFIA3
[14]
StaFIA2
[13]
StaFIA1
[12]
StaFIA0
[11]
StaRWaitIn
[10]
t
R/W
ROC/RW1C
ROC/RW1C
ROC/RW1C
If any of the bits in the Error Interrupt Status register are set, then this bit is
set. Therefore the Host Driver can efficiently test for an error by checking this
bit first. This bit is read only. (ROC)
FIFO SD Address Pointer Interrupt 3 Status (RW1C)
When the FIFO Address of the SD clock side reaches the FIFO Interrupt
Address register 3 value, this status bit is asserted.
FIFO SD Address Pointer Interrupt 2 Status (RW1C)
When the FIFO Address of the SD clock side reaches the FIFO Interrupt
Address register 2 value, this status bit is asserted.
FIFO SD Address Pointer Interrupt 1 Status (RW1C)
When the FIFO Address of the SD clock side reaches the FIFO Interrupt
Address register 1 value, this status bit is asserted.
FIFO SD Address Pointer Interrupt 0 Status (RW1C)
When the FIFO Address of the SD clock side reaches the FIFO Interrupt
Address register 0 value, this status bit is asserted.
Read Wait Interrupt Status (RW1C)
'0' = Read Wait Interrupt Occurred
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
Specifications and information herein are subject to change without notice.
Description
Normal Interrupt Status Register (Channel 0)
Normal Interrupt Status Register (Channel 1)
Normal Interrupt Status Register (Channel 2)
Description
Error Interrupt
'0' = No Error
'1' = Error
'0' = Occurred
'1' = Not Occurred
'0' = Occurred
'1' = Not Occurred
'0' = Occurred
'1' = Not Occurred
'0' = Occurred
'1' = Not Occurred
HSMMC CONTROLLER
Reset Value
0x0
0x0
0x0
Initial
Value
0
0
0
0
0
0
27-47

Advertisement

Table of Contents
loading

Table of Contents