Samsung S3C6400X User Manual page 701

Table of Contents

Advertisement

FIMV-MFC V1.0
RET_DEC_SEQ_SRC_F_RATE (0x1C8)
Bit
15:0
31:16
RET_DEC_SEQ_FRAME_NEED (0x1CC)
Bit
4:0
Name
Type
FrameRateRes
R
FrameRateDivMi
R
nus1
Name
Type
FrameBufNeed
R
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
Specifications and information herein are subject to change without notice.
Function
Decoded picture frame rate residual
Number of time units of a clock operating at the
frequency [FrameRateDiv] Hz
For example,
[FrameRateDiv] = 30000 and [FrameRateRes] = 1001
then video frame rate = 30000 / 1001 = 29.97 Hz
[FrameRateDiv] = 1 and [FrameRateRes] = 15 then
video frame rate = 15 / 1 = 15 Hz
Decoded picture frame rate unit number in Hz minus 1
[FrameRateDiv] is derived by adding this value to 1
Function
Minimum decoded frame buffer need to decode
stream successfully.
In MPEG4/H.263 case, this value will be 2 (one for
motion compensation reference, one for current
frame store).
In H.264 case, this value may be bigger than 2 and
maximal value may be 18 (16 for reference, 1 for
current, 1 for display).
Host must reserve frame buffer with the amount of
minimum this value.
In VC-1 case, the rotated output frame is included in
this value. Therefore additional rotated frame is not
required when rotator is enabled in VC-1.
For example, BIT returns [FrameBufNeed] with 5
and host prepares 7 frame buffers, informs frame
buffer address by SET_FRAME_BUF command.
BIT processor arranges 7 frame buffers and
allocates appropriate frame buffer address to
decoded image data store. If no MMCO (Memory
Management Control Operation) and output
reordering, BIT processor will allocate decoded
frame buffer 0, 1, 2, 3, 4, 5, 6, 0, 1, 2, ... and
reference frame data over-writing will not be
occurred.
MULTI-FORMAT
VIDEO
CODEC
Command
DEC_SEQ_I
NIT
Command
DEC_SEQ_I
NIT
21-75

Advertisement

Table of Contents
loading

Table of Contents