Table of Contents
Advertisement
ONENAND CONTROLLER
FSA WIDTH REGISTER
Register
FSA_WIDTH0
FSA_WIDTH1
FSA_WIDTHn
Reserved
FSA
REVISION REGISTER
Register
REVISION0
REVISION1
REVISIONn
Reserved
REVISION
DATARAM0 CODE REGISTER
Register
DATARAM00
DATARAM01
DATARAM0n
Reserved
DATARAM0
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
7-26
Specifications and information herein are subject to change without notice.
Address
R/W
0x701000F0
R/W Bank0 FSA Width Register
0x701800F0
Bit
[31:3]
[2:0]
Sets the number of bits that will be used to represent the
number of sectors. The default value is 0x2. Set by software
during initialization.
Address
R/W
0x70100100
R
Bank0 Revision Register
0x70180100
Bit
[31:16]
[15:0]
Holds the controller revision number. Default value is 0x1.
Read-Only.
Address
R/W
0x70100110
R/W Bank0 Dataram0 Code Register
0x70180110
Bit
[31:16]
[3:0]
Sets the non-sector part of the data for ram0. Default value is
0x2. Set by software during initialization.
S3C6400X RISC MICROPROCESSOR
Description
Description
Description
Description
Description
Description
Reset Value
0x0002
Initial State
0
0x2
Reset Value
0x00000002
Initial State
0x0000
0x0002
Reset Value
0x0002
Initial State
0
2
Advertisement
Table of Contents
