Samsung S3C6400X User Manual page 101

Table of Contents

Advertisement

S3C6400X RISC MICROPROCESSOR
Compact
16-bit
Flash
Non-shared
control
NAND
16-bit
Flash
Non-shared
control
OneNAND
16-bit
Port 0
Non-shared
control
SROM
16-bit
SRAM
NOR
Flash
SDR
DDR
16-bit
mDDR
Non-shared
control
DDR
16-bit
mDDR
Port 1
SDR
32-bit
DDR
mDDR
EBI
EBI
EBI4
Control
CS[7:0]
Address[15:0]
Data[15:0]
Shared Control
EBI3
EBI
Control
OneNAND0
EBI2
EBI
Control
EBI1
EBI
Addr[26:16]
OneNAND1
EBI5
EBI
Control
EBI0
EBI
Control
Figure 4-2. Memory interface through EBI
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
Specifications and information herein are subject to change without notice.
CFCON
M
S
AHB
Decoder
NFCON
S
S
S
S
Slave
Decoder
SROMC
S
S
S
S
DMC0
(PL340)
S
S
DMC0 SFR
DMC1
DMC1 SFR
(PL340)
S
S
MEMORY SUBSYSTEM
From
System
Controller
32-bit AHB Master port 1
64-bit AXI Slave port 1
32-bit AXI Slave port 1
32-bit AHB Slave port 2
32-bit APB port 2
4-3

Advertisement

Table of Contents
loading

Table of Contents