Table of Contents
Advertisement
S3C6400 RISC MICROPROCESSOR
MEM0_CSn
Reserved
MEM0_nWEdmc
MEM0_AP
MEM0_SMCLK
Reserved
[12]
Memory port 0 Chip Select pin (Xm0CSn) Configure
0 = Previous state
[11:7]
Reserved
[6]
Memory port 0 Dram Write Enable pin (Xm0nWEdmc)
Configure
0 = Previous state
[5]
Memory port 0 AP pin (Xm0AP) Configure
0 = Previous state
Memory port 0 SSMC Clock pin(Xm0SMCLK) Configure
[4]
0 = Previous state
[3:0]
Reserved
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
Specifications and information herein are subject to change without notice.
1 = Hi-Z
1 = Hi-Z
1 = Hi-Z
1 = Hi-Z
GPIO
0
00
0
0
0
0000
47
10-
Advertisement
Table of Contents
