Samsung S3C6400X User Manual page 275

Table of Contents

Advertisement

GPIO
MEM1DRVCON
Reserved
[31:24]
MEM1_SCLKn
[23:22]
MEM1_DQS
[21:20]
MEM1_CKE
[19:18]
MEM1_SCLK
[17:16]
MEM1_A
[15:14]
MEM1_DQM
[13:12]
MEM1_WEn
[11:10]
MEM1_RASn_CAS
n
MEM1_CSn1
MEM1_CSn0
MEM1_D31_16
MEM1_D15_0
MEM1DRVCON
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
Specifications and information herein are subject to change without notice.
54
10-
Bit
reserved
Memory port 1 SCLKn pin (Xm1SCLKn) Configure
Memory port 1 DQS pin (Xm1DQS) Configure
Memory port 1 CKE pin (Xm1CKE) Configure
Memory port 1 SCLK pin (Xm1SCLK) Configure
Memory port 1 Address pin (Xm1ADDR) Configure
Memory port 1 DQM pin (Xm1DQM) Configure
Memory port 1 Write Enable pin (Xm1WEn) Configure
[9:8]
Memory port 1 RAS, CAS pin (Xm1RASn, Xm1CASn)
Configure
[7:6]
Memory port 1 Chip Select pin (Xm1CSn[1]) Configure
[5:4]
Memory port 1 Chip Select pin (Xm1CSn[0]) Configure
[3:2]
Memory port 1 Data pin (Xm1DATA[31:16]) Configure
[1:0]
Memory port 1 Data pin (Xm1DATA[15:0]) Configure
Bit
[2n+1:2n]
In case of VDDmem = 1.8V
n = 0~11
00 = 3mA
01 = 7mA
10 = 10mA
11 = 14mA
In case of VDDmem = 2.5V
00 = 5mA
01 = 10mA
10 = 15mA
11 = 20mA
S3C6400 RISC MICROPROCESSOR
Description
Description
Initial State
0x00
00
00
00
00
00
00
00
00
00
00
00
00

Advertisement

Table of Contents
loading

Table of Contents