Figure 17.12 Slave Transmit Mode Operation Timing Example (Mls = 0) - Renesas H8S/2158 User Manual

16-bit single-chip microcomputer h8s family/h8s/2100 series
Table of Contents

Advertisement

2
Section 17 I
C Bus Interface (IIC)
Slave receive mode
SCL
(master output)
8
SCL
(slave output)
SDA
(slave output)
SDA
(master output)
R/W
TDRE
IRIC
ICDRT
ICDRS
[3] IRIC
User processing
clear
Figure 17.12 Slave Transmit Mode Operation Timing Example
Rev. 3.00 Jan 25, 2006 page 526 of 872
REJ09B0286-0300
Slave transmit mode
9
1
2
Bit 7
Bit 6
A
[2]
Interrupt
Interrupt
request
request
generation
generation
Data 1
Data 1
[3] ICDR
write
3
4
5
6
Bit 5
Bit 4
Bit 3
Bit 2
Data 1
Data 2
[3] ICDR
write
(MLS = 0)
7
8
9
1
Bit 1
Bit 0
Bit 7
Data 2
A
[3]
Interrupt
request
generation
Data 2
[5] IRIC
[5] ICDR
clear
write
2
Bit 6

Advertisement

Table of Contents
loading

Table of Contents