Section 23 RAM
Section 23 RAM
This LSI has 10 kbytes of on-chip high-speed static RAM. The RAM is connected to the CPU by a
16-bit data bus, enabling one-state access by the CPU to both byte data and word data.
The on-chip RAM can be enabled or disabled by means of the RAME bit in the system control
register (SYSCR). For details on SYSCR, see section 3.2.2, System Control Register (SYSCR).
Rev. 3.00 Jan 25, 2006 page 715 of 872
RAM10K0A_000020020300
REJ09B0286-0300