Renesas H8S/2158 User Manual page 456

16-bit single-chip microcomputer h8s family/h8s/2100 series
Table of Contents

Advertisement

Section 16 Serial Communication Interface (SCI, IrDA, and CRC)
Bit
Bit Name
Initial Value
6
RDRF
0
5
ORER
0
4
ERS
0
3
PER
0
Rev. 3.00 Jan 25, 2006 page 402 of 872
REJ09B0286-0300
R/W
Description
R/(W) * Receive Data Register Full
Indicates that receive data is stored in RDR.
[Setting condition]
When serial reception ends normally and receive
data is transferred from RSR to RDR
[Clearing conditions]
When 0 is written to RDRF after reading RDRF =
1
When an RXI interrupt request is issued allowing
DTC to read data from RDR
When RFU is activated by RDRF = 1 allowing data
to be read from RDR (only for SCI_0 and SCI_2)
The RDRF flag is not affected and retains its previous
value when the RE bit in SCR is cleared to 0.
R/(W) * Overrun Error
[Setting condition]
When the next serial reception is completed while
RDRF = 1
[Clearing condition]
When 0 is written to ORER after reading ORER =
1
R/(W) * Error Signal Status
[Setting condition]
When a low error signal is sampled
[Clearing condition]
When 0 is written to ERS after reading ERS = 1
R/(W) * Parity Error
[Setting condition]
When a parity error is detected during reception
[Clearing condition]
When 0 is written to PER after reading PER = 1

Advertisement

Table of Contents
loading

Table of Contents