Renesas H8S/2158 User Manual page 849

16-bit single-chip microcomputer h8s family/h8s/2100 series
Table of Contents

Advertisement

Register Name
FIFO status/register/pointer 2
FIFO status/register/pointer 3
Data transfer control register A
Data transfer control register B
Data transfer ID register
Data transfer status register C
Data transfer ID read/write select
register A
Data transfer ID read/write select
register B
Data transfer status register A
Data transfer status register B
Data transfer control register D
Data transfer interrupt enable register
Data transfer register select register
IIC operation reservation adapter
control register_0
IIC operation reservation adapter
status register A_0
IIC operation reservation adapter
status register B_0
IIC operation reservation adapter
status register C_0
IIC operation reservation adapter data
register_0
IIC operation reservation adapter
command register_0
2
I
C data shift register_0
IIC operation reservation adapter
count register_0
IIC operation reservation adapter
control register_1
Number
Abbreviation
of Bits
FSTR2
8
FSTR3
8
DTCRA
8
DTCRB
8
DTIDR
8
DTSTRC
8
DTIDSRA
8
DTIDSRB
8
DTSTRA
8
DTSTRB
8
DTCRD
8
DTIER
8
DTRSR
8
ICCRX_0
8
ICSRA_0
8
ICSRB_0
8
ICSRC_0
8
ICDRX_0
8
ICCMD_0
8
ICDRS_0
8
ICCNT_0
8
ICCRX_1
8
Section 28 List of Registers
Address
Module
H'FEA2
RFU
H'FEA3
RFU
H'FEA4
RFU
H'FEA5
RFU
H'FEA6
RFU
H'FEA7
RFU
H'FEA8
RFU
H'FEA9
RFU
H'FEAA
RFU
H'FEAB
RFU
H'FEAC
RFU
H'FEAD
RFU
H'FEAE
RFU
H'FEB0
IIC_0
H'FEB1
IIC_0
H'FEB2
IIC_0
H'FEB3
IIC_0
H'FEB4
IIC_0
H'FEB5
IIC_0
H'FEB6
IIC_0
H'FEB7
IIC_0
H'FEB8
IIC_1
Rev. 3.00 Jan 25, 2006 page 795 of 872
Number
Data
of
Bus
Access
Width
States
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
REJ09B0286-0300

Advertisement

Table of Contents
loading

Table of Contents