Table of Contents
Advertisement
Register Name
Input capture register CH
Output compare register DMH
Input capture register CL
Output compare register DML
Input capture register DH
Input capture register DL
Serial mode register_2
PWMX (D/A) control register
PWMX (D/A) data register AH
PWMX (D/A) data register AL
Bit rate register_2
Serial control register_2
Transmit data register_2
Serial status register_2
Receive data register_2
Smart card mode register_2
PWMX (D/A) data register BH
PWMX (D/A) counter H
PWMX (D/A) data register BL
PWMX (D/A) counter L
Timer control/status register_0
Timer counter_0
Timer counter_0
Port A output data register
Port A input data register
Port A data direction register
Port 1 pull-up MOS control register
Port 2 pull-up MOS control register
Number
Abbreviation
of Bits
ICRCH
8
OCRDMH
8
ICRCL
8
OCRDML
8
ICRDH
8
ICRDL
8
SMR_2
8
DACR
8
DADRAH
8
DADRAL
8
BRR_2
8
SCR_2
8
TDR_2
8
SSR_2
8
RDR_2
8
SCMR_2
8
DADRBH
8
DACNTH
8
DADRBL
8
DACNTL
8
TCSR_0
8
TCNT_0
8
TCNT_0
8
PAODR
8
PAPIN
8
PADDR
8
P1PCR
8
P2PCR
8
Section 28 List of Registers
Address
Module
H'FF9C
FRT
H'FF9C
FRT
H'FF9D
FRT
H'FF9D
FRT
H'FF9E
FRT
H'FF9F
FRT
H'FFA0
SCI_2
H'FFA0
PWMX
H'FFA0
PWMX
H'FFA1
PWMX
H'FFA1
SCI_2
H'FFA2
SCI_2
H'FFA3
SCI_2
H'FFA4
SCI_2
H'FFA5
SCI_2
H'FFA6
SCI_2
H'FFA6
PWMX
H'FFA6
PWMX
H'FFA7
PWMX
H'FFA7
PWMX
H'FFA8
WDT
H'FFA8
WDT
(write)
H'FFA9
WDT
(read)
H'FFAA
PORT
H'FFAB
PORT
H'FFAB
PORT
H'FFAC
PORT
H'FFAD
PORT
Rev. 3.00 Jan 25, 2006 page 799 of 872
Number
Data
of
Bus
Access
Width
States
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
REJ09B0286-0300
Advertisement
Table of Contents
