Vsynco Output; Table 14.11 Vsynco Output Modes - Renesas H8S/2158 User Manual

16-bit single-chip microcomputer h8s family/h8s/2100 series
Table of Contents

Advertisement

14.4.8

VSYNCO Output

With the VSYNCO output, the meaning of the signal source to be selected and use or non-use of
modification varies according to the IVI signal source and the waveform required by external
circuitry. The VSYNCO output modes are shown in table 14.11.

Table 14.11 VSYNCO Output Modes

Mode
IVI Signal
No signal
VFBACKI
input
S-on-G
PDC signal
mode or
composite
mode
IVO Signal
IVI signal (without fall
modification or IHI
synchronization)
IVI signal (without fall
modification, with IHI
synchronization)
IVI signal (with fall
modification, without IHI
synchronization)
IVI signal (with fall
modification and IHI
synchronization)
IVG signal
IVI signal (without fall
modification or IHI
synchronization)
IVI signal (without fall
modification, with IHI
synchronization)
IVI signal (with fall
modification, without IHI
synchronization)
IVI signal (with fall
modification and IHI
synchronization)
IVG signal
Section 14 Timer Connection
Meaning of IVO Signal
VFBACKI input is output directly
Meaningless unless VFBACKI input is
synchronized with HFBACKI input
VFBACKI input fall is modified before output
VFBACKI input fall is modified and signal is
synchronized with HFBACKI input before
output
Internal synchronization signal is output
CSYNCI/HSYNCI input (composite
synchronization signal) vertical
synchronization signal part is separated
before output
CSYNCI/HSYNCI input (composite
synchronization signal) vertical
synchronization signal part is separated, and
signal is synchronized with CSYNCI/HSYNCI
input before output
CSYNCI/HSYNCI input (composite
synchronization signal) vertical
synchronization signal part is separated, and
fall is modified before output
CSYNCI/HSYNCI input (composite
synchronization signal) vertical
synchronization signal part is separated, fall is
modified, and signal is synchronized with
CSYNCI/HSYNCI input before output
Internal synchronization signal is output
Rev. 3.00 Jan 25, 2006 page 371 of 872
REJ09B0286-0300

Advertisement

Table of Contents
loading

Table of Contents