Usage Notes; Notes On Register Access; Figure 15.6 Writing To Tcnt And Tcsr (Wdt_0) - Renesas H8S/2158 User Manual

16-bit single-chip microcomputer h8s family/h8s/2100 series
Table of Contents

Advertisement

15.6

Usage Notes

15.6.1

Notes on Register Access

The watchdog timer's registers, TCNT and TCSR differ from other registers in being more
difficult to write to. The procedures for writing to and reading from these registers are given
below.
Writing to TCNT and TCSR (Example of WDT_0):
These registers must be written to by a word transfer instruction. They cannot be written to by a
byte transfer instruction.
TCNT and TCSR both have the same write address. Therefore, satisfy the relative condition
shown in figure 15.6 to write to TCNT or TCSR. To write to TCNT, the higher bytes must contain
the value H'5A and the lower bytes must contain the write data before the transfer instruction
execution. To write to TCSR, the higher bytes must contain the value H'A5 and the lower bytes
must contain the write data.
<TCNT write>
Address: H'FFA8
<TCSR write>
Address: H'FFA8
Reading from TCNT and TCSR (Example of WDT_0):
These registers are read in the same way as other registers. The read address is H'FFA8 for TCSR
and H'FFA9 for TCNT.
15
0
15
0

Figure 15.6 Writing to TCNT and TCSR (WDT_0)

Section 15 Watchdog Timer (WDT)
8 7
H'5A
8 7
H'A5
Rev. 3.00 Jan 25, 2006 page 383 of 872
0
Write data
0
Write data
REJ09B0286-0300

Advertisement

Table of Contents
loading

Table of Contents