Table of Contents
Advertisement
• P41/IRQ1/TMI1/ExMCCMD/ExMCTxD/HSYNCI
The pin function is switched as shown below according to the combination of the MCIF
operating mode and the P41DDR bit.
When the TMI1S bit in PTCNT0 is cleared to 0 and the external clock is selected by the CKS2
to CKS0 bits in TCR of TMR_1, this pin is used as the TMCI1 input pin. When the CCLR1
and CCLR0 bits in TCR of TMR_1 are set to 1, this pin is used as the TMRI1 input pin. When
the ISS1 bit in ISSR is cleared to 0 and the IRQ1E bit in IER of the interrupt controller is set to
1, this pin can be used as the IRQ1 input pin. To use this pin as the IRQ1 input pin, clear the
P41DDR bit to 0. When the SIMOD1 bit (IHI signal) in TCONRI of the timer connection
module is set to 1, this pin is used as the HSYNCI input pin.
MCIF
MCIF disable (MMCPE in IOMCR is 0)
operating
mode
P41DDR
Pin function
P41 input pin
• P40/IRQ0/TMI0/ExMCCLK
The pin function is switched as shown below according to the combination of the MCIF
operating mode and the P40DDR bit.
When the TMIOS bit in PTCNT0 is cleared to 0 and the external clock is selected by the CKS2
to CKS0 bits in TCR of TMR_0, this pin is used as the TMCI0 input pin. When the CCLR1
and CCLR0 bits in TCR of TMR_0 are set to 1, this pin is used as the TMRI0 input pin. When
the ISS0 bit in ISSR is cleared to 0 and the IRQ0E bit in IER of the interrupt controller is set to
1, this pin can be used as the IRQ0 input pin. To use this pin as the IRQ0 input pin, clear the
P40DDR bit to 0.
or
(Single-chip mode (EXPE = 0)
MMCS in PTCNT0 is 0)
0
P41 output pin
TMI1 (TMCI1/TMRI1) input pin/IRQ1 input pin/HSYNCI input pin
MCIF enable (MMCPE in IOMCR is 1)
MMCS in PTCNT0 is 1
Extended mode (EXPE = 1)
MMC mode
(SPI in MODER
is 0)
1
ExMCCMD
input/output pin
Rev. 3.00 Jan 25, 2006 page 227 of 872
Section 9 I/O Ports
or
SPI mode
(SPI in MODER
is 1)
—
ExMCTxD output
pin
REJ09B0286-0300
Advertisement
Table of Contents
