Renesas H8S/2158 User Manual page 35

16-bit single-chip microcomputer h8s family/h8s/2100 series
Table of Contents

Advertisement

27.1 Register Descriptions ........................................................................................................ 772
27.1.1 Standby Control Register (SBYCR) .................................................................... 772
27.1.2 Low-Power Control Register (LPWRCR) ........................................................... 774
27.1.3 System Control Register 2 (SYSCR2) ................................................................. 775
27.2 Mode Transitions and LSI States ...................................................................................... 778
27.3 Medium-Speed Mode........................................................................................................ 781
27.4 Sleep Mode ....................................................................................................................... 782
27.5 Software Standby Mode.................................................................................................... 782
27.6 Hardware Standby Mode .................................................................................................. 784
27.7 Watch Mode...................................................................................................................... 785
27.8 Subsleep Mode.................................................................................................................. 786
27.9 Subactive Mode ................................................................................................................ 787
27.10 Module Stop Mode ........................................................................................................... 787
27.11 Direct Transitions.............................................................................................................. 788
27.12 Usage Notes ...................................................................................................................... 789
27.12.1 I/O Port Status...................................................................................................... 789
27.12.3 DTC Module Stop Mode ..................................................................................... 789
28.1 Register Addresses (Address Order) ................................................................................. 791
28.2 Register Bits...................................................................................................................... 804
28.3 Register States in Each Operating Mode........................................................................... 815
29.1 Absolute Maximum Ratings ............................................................................................. 825
29.2 DC Characteristics ............................................................................................................ 826
29.3 AC Characteristics ............................................................................................................ 834
29.3.1 Clock Timing ....................................................................................................... 835
29.3.2 Control Signal Timing ......................................................................................... 837
29.3.3 Bus Timing .......................................................................................................... 839
29.3.4 Timing of On-Chip Peripheral Modules .............................................................. 845
29.4 A/D Conversion Characteristics........................................................................................ 856
29.5 D/A Conversion Characteristics........................................................................................ 858
29.6 Flash Memory Characteristics........................................................................................... 859
.................................................................................................................................. 861
I/O Port States in Each Pin State....................................................................................... 861
...................................................................................... 771
.............................................................................................. 791
.............................................................................. 825
Rev. 3.00 Jan 25, 2006 page xxxiii of lii

Advertisement

Table of Contents
loading

Table of Contents